{"id":"https://openalex.org/W3097021646","doi":"https://doi.org/10.1145/3416946","title":"Efficient Parasitic-aware <i> g <sup>m</sup> </i> / <i> I <sup>D</sup> - </i> based Hybrid Sizing Methodology for Analog and RF Integrated Circuits","display_name":"Efficient Parasitic-aware <i> g <sup>m</sup> </i> / <i> I <sup>D</sup> - </i> based Hybrid Sizing Methodology for Analog and RF Integrated Circuits","publication_year":2020,"publication_date":"2020-10-28","ids":{"openalex":"https://openalex.org/W3097021646","doi":"https://doi.org/10.1145/3416946","mag":"3097021646"},"language":"en","primary_location":{"id":"doi:10.1145/3416946","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3416946","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009347758","display_name":"Tuotian Liao","orcid":"https://orcid.org/0000-0003-0294-6804"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tuotian Liao","raw_affiliation_strings":["Memorial University of Newfoundland, NL, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memorial University of Newfoundland, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Memorial University of Newfoundland, NL, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memorial University of Newfoundland, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":null,"apc_paid":null,"fwci":0.2019,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.51355029,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"26","issue":"2","first_page":"1","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10848","display_name":"Advanced Multi-Objective Optimization Algorithms","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8175219297409058},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8164545297622681},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7497267723083496},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6782761812210083},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.47999972105026245},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.43364274501800537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.427964448928833},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4165748357772827},{"id":"https://openalex.org/keywords/nonlinear-programming","display_name":"Nonlinear programming","score":0.41355186700820923},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.410254567861557},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3994652330875397},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3530654311180115},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.35091865062713623},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1888493299484253},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16341322660446167},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11270681023597717},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10195907950401306},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08846017718315125}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8175219297409058},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8164545297622681},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7497267723083496},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6782761812210083},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.47999972105026245},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.43364274501800537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.427964448928833},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4165748357772827},{"id":"https://openalex.org/C115527620","wikidata":"https://www.wikidata.org/wiki/Q769909","display_name":"Nonlinear programming","level":3,"score":0.41355186700820923},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.410254567861557},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3994652330875397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3530654311180115},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.35091865062713623},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1888493299484253},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16341322660446167},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11270681023597717},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10195907950401306},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08846017718315125},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3416946","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3416946","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7752458490","display_name":null,"funder_award_id":"342185-2013-RGPIN","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W22126472","https://openalex.org/W53499804","https://openalex.org/W304026244","https://openalex.org/W1587404091","https://openalex.org/W1977398789","https://openalex.org/W2003092850","https://openalex.org/W2022485595","https://openalex.org/W2038193917","https://openalex.org/W2044500638","https://openalex.org/W2048868727","https://openalex.org/W2067544246","https://openalex.org/W2106476087","https://openalex.org/W2111776955","https://openalex.org/W2112708623","https://openalex.org/W2114490265","https://openalex.org/W2116989584","https://openalex.org/W2122965295","https://openalex.org/W2143381319","https://openalex.org/W2167034725","https://openalex.org/W2316307735","https://openalex.org/W2368587440","https://openalex.org/W2527193322","https://openalex.org/W2619603071","https://openalex.org/W2745045259","https://openalex.org/W2750546433","https://openalex.org/W2794900789","https://openalex.org/W2899985657","https://openalex.org/W2905247075","https://openalex.org/W2993084831","https://openalex.org/W4232809066"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W215057456","https://openalex.org/W2135118255","https://openalex.org/W2165891825","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W2005457717","https://openalex.org/W129745824","https://openalex.org/W4318953393"],"abstract_inverted_index":{"As":[0],"the":[1,43,57,69,73,86,99,114,156,172,179],"primary":[2],"second-order":[3],"effect,":[4],"parasitic":[5,40,136,138],"issues":[6],"have":[7],"to":[8,36,97,108,163],"be":[9,120,142,176],"seriously":[10],"addressed":[11],"when":[12],"synthesizing":[13],"high-performance":[14],"analog":[15,30,100],"and":[16,31,51,60,81,116,135],"RF":[17,32],"integrated":[18,144],"circuits":[19],"(ICs).":[20],"In":[21],"this":[22],"article,":[23],"a":[24,61],"two-phase":[25],"hybrid":[26,191],"sizing":[27,66,158,192],"methodology":[28],"for":[29],"ICs":[33],"is":[34,94,161],"proposed":[35,77,189],"take":[37],"into":[38,145,155],"account":[39],"effect":[41],"in":[42,56,68,123],"early":[44],"design":[45,102],"stage.":[46],"It":[47],"involves":[48],"symbolic":[49,111],"modeling":[50,128],"mixed-integer":[52],"nonlinear":[53],"programming":[54],"(MINLP)":[55],"first":[58],"phase,":[59,159],"many-objective":[62],"evolutionary":[63],"algorithm":[64],"(many-OEA)-based":[65],"refiner":[67],"second":[70],"phase.":[71],"With":[72,167],"aid":[74],"of":[75,132,187],"our":[76,109,124,146,188],"current":[78],"density":[79],"factor":[80],"piecewise":[82],"curve":[83],"fitting":[84],"technique,":[85],"g":[87],"m":[88],"/":[89],"I":[90],"D":[91],"concept,":[92],"which":[93,160],"typically":[95],"utilized":[96],"solve":[98],"circuit":[101],"problem,":[103],"can":[104,119,141,175],"provide":[105],"theoretical":[106],"support":[107],"accurate":[110],"modeling.":[112],"Thus,":[113],"intrinsic":[115],"interconnect":[117],"parasitics":[118,173],"accurately":[121],"considered":[122],"work":[125],"with":[126],"moderate":[127],"effort.":[129],"A":[130],"variety":[131],"electrical,":[133],"geometric,":[134],"(including":[137],"mismatch)":[139],"constraints":[140],"conveniently":[143],"MINLP":[147],"problem":[148],"formulation.":[149],"Moreover,":[150],"numerical":[151],"simulations":[152],"are":[153],"embedded":[154],"many-OEA-based":[157],"able":[162],"tackle":[164],"floorplan":[165,170],"co-optimization.":[166],"such":[168],"dynamic":[169],"variation,":[171],"accuracy":[174],"sustained":[177],"along":[178],"evolution.":[180],"The":[181],"experimental":[182],"results":[183],"demonstrate":[184],"high":[185],"efficacy":[186],"parasitic-aware":[190],"methodology.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}