{"id":"https://openalex.org/W3111697961","doi":"https://doi.org/10.1145/3414622.3431908","title":"Optimal bounded-skew steiner trees to minimize maximum <i>k</i> -active dynamic power","display_name":"Optimal bounded-skew steiner trees to minimize maximum <i>k</i> -active dynamic power","publication_year":2020,"publication_date":"2020-11-05","ids":{"openalex":"https://openalex.org/W3111697961","doi":"https://doi.org/10.1145/3414622.3431908","mag":"3111697961"},"language":"en","primary_location":{"id":"doi:10.1145/3414622.3431908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3414622.3431908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035269528","display_name":"Hamed Fatemi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123704","display_name":"NXP (Germany)","ror":"https://ror.org/0268h4j55","country_code":"DE","type":"company","lineage":["https://openalex.org/I109147379","https://openalex.org/I4210123704"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Hamed Fatemi","raw_affiliation_strings":["NXP Semiconductors"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors","institution_ids":["https://openalex.org/I4210123704"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I2800935791","display_name":"UC San Diego Health System","ror":"https://ror.org/01kbfgm16","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2800935791"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["UC San Diego"],"affiliations":[{"raw_affiliation_string":"UC San Diego","institution_ids":["https://openalex.org/I2800935791"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100362669","display_name":"Minsoo Kim","orcid":"https://orcid.org/0000-0002-6488-4349"},"institutions":[{"id":"https://openalex.org/I2800935791","display_name":"UC San Diego Health System","ror":"https://ror.org/01kbfgm16","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2800935791"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minsoo Kim","raw_affiliation_strings":["UC San Diego"],"affiliations":[{"raw_affiliation_string":"UC San Diego","institution_ids":["https://openalex.org/I2800935791"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065"},"institutions":[{"id":"https://openalex.org/I2800935791","display_name":"UC San Diego Health System","ror":"https://ror.org/01kbfgm16","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2800935791"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Pineda de Gyvez","raw_affiliation_strings":["UC San Diego"],"affiliations":[{"raw_affiliation_string":"UC San Diego","institution_ids":["https://openalex.org/I2800935791"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5035269528"],"corresponding_institution_ids":["https://openalex.org/I4210123704"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45027015,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7038874626159668},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6749704480171204},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.618446946144104},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6167095303535461},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6030929684638977},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48684877157211304},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4610087275505066},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.4332408905029297},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.43049943447113037},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.42114678025245667},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.416159987449646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2680043578147888},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13748344779014587},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11977791786193848},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.10658401250839233}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7038874626159668},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6749704480171204},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.618446946144104},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6167095303535461},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6030929684638977},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48684877157211304},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4610087275505066},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.4332408905029297},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.43049943447113037},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.42114678025245667},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.416159987449646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2680043578147888},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13748344779014587},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11977791786193848},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.10658401250839233},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3414622.3431908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3414622.3431908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W40798492","https://openalex.org/W1507707340","https://openalex.org/W1508240458","https://openalex.org/W1511001635","https://openalex.org/W1970310355","https://openalex.org/W1986503911","https://openalex.org/W2007503572","https://openalex.org/W2023981464","https://openalex.org/W2060400450","https://openalex.org/W2064086982","https://openalex.org/W2108795943","https://openalex.org/W2123953188","https://openalex.org/W2125831674","https://openalex.org/W2128237591","https://openalex.org/W2136630977","https://openalex.org/W2136768070","https://openalex.org/W2140732407","https://openalex.org/W2146351359","https://openalex.org/W2151817873","https://openalex.org/W2810257922","https://openalex.org/W2946430727","https://openalex.org/W6763256006"],"related_works":["https://openalex.org/W4232019485","https://openalex.org/W2028052815","https://openalex.org/W2076413498","https://openalex.org/W2164834710","https://openalex.org/W4327499872","https://openalex.org/W2123512677","https://openalex.org/W2116259070","https://openalex.org/W2128528443","https://openalex.org/W2097706495","https://openalex.org/W2066822161"],"abstract_inverted_index":{"Static":[0],"Random-Access":[1],"Memory":[2],"(SRAM)":[3],"is":[4],"a":[5,84,162],"key":[6],"component":[7],"of":[8,41,50,86,132,152,161,209,211,222,241,249],"modern":[9,22],"systems-on-chip":[10],"(SOCs),":[11],"appearing":[12],"in":[13,109,143,183],"on-chip":[14,33],"cache":[15],"memories,":[16],"FIFOs,":[17],"and":[18,28,45,67,90,103,135,150,177,246,248,251],"register":[19],"files.":[20],"Increasingly,":[21],"SOCs":[23],"embed":[24],"more":[25,205],"memory":[26,34,43,51],"hierarchies":[27],"various":[29],"modules":[30],"which":[31],"require":[32],"accesses":[35],"due":[36],"to":[37,115,140,204],"the":[38,46,64,74,117,136,202,216,239],"high":[39],"cost":[40,219],"off-chip":[42],"accesses,":[44],"lower":[47],"power":[48,76,80,107,120,149,181,245],"density":[49],"fabrics":[52],"that":[53],"helps":[54],"reduce":[55],"need":[56],"for":[57,165],"\"dark":[58],"silicon\".":[59],"For":[60],"such":[61],"memory-dominated":[62],"chips,":[63],"product":[65],"specification":[66],"electronic":[68],"device":[69],"designers":[70],"will":[71],"focus":[72],"on":[73],"maximum":[75,118,242],"consumption":[77,121],"across":[78],"all":[79],"usage":[81],"scenarios,":[82],"where":[83,112,185],"portion":[85],"memories":[87],"are":[88,92,128],"active":[89,192],"others":[91],"turned":[93],"off":[94],"by":[95],"clock/power":[96],"gates.":[97],"In":[98],"this":[99],"work,":[100],"we":[101,113,195,214],"introduce":[102,176],"study":[104,178,215],"k-active":[105],"dynamic":[106,119,180,244],"minimization":[108,182],"bounded-skew":[110,166],"trees,":[111],"seek":[114],"minimize":[116],"when":[122],"at":[123,171],"most":[124],"k":[125],"clock":[126,148,153,188,224],"sinks":[127,189],"active.":[129],"The":[130],"sizes":[131],"SRAM":[133],"blocks":[134],"SOC":[137],"die,":[138],"relative":[139],"buffer":[141],"distances":[142],"advanced":[144],"nodes,":[145],"effectively":[146],"linearize":[147],"wirelength":[151],"subtrees.":[154],"We":[155,174],"can":[156,190],"therefore":[157],"apply":[158],"an":[159],"extension":[160],"flow-based":[163],"ILP":[164,203],"Steiner":[167],"tree":[168,218],"construction,":[169],"introduced":[170],"SLIP-2018":[172],"[1].":[173],"also":[175],"k-consecutive-active":[179],"scenarios":[184],"only":[186],"consecutively-indexed":[187],"be":[191],"simultaneously.":[193],"Further,":[194],"demonstrate":[196],"how":[197],"non-uniform":[198],"underlying":[199],"grids":[200],"enable":[201],"flexibly":[206],"capture":[207],"locations":[208,226],"terminals":[210],"trees.":[212],"Finally,":[213],"potential":[217],"reduction":[220],"benefit":[221],"flexible":[223],"source":[225,230],"rather":[227],"than":[228],"fixed":[229],"locations.":[231],"Our":[232],"experimental":[233],"results":[234],"give":[235],"new":[236],"insight":[237],"into":[238],"tradeoff":[240],"k-(consecutive)-active":[243],"wirelength,":[247],"skew":[250],"wirelength.":[252]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}