{"id":"https://openalex.org/W3158066599","doi":"https://doi.org/10.1145/3412841.3442085","title":"Aarith","display_name":"Aarith","publication_year":2021,"publication_date":"2021-03-22","ids":{"openalex":"https://openalex.org/W3158066599","doi":"https://doi.org/10.1145/3412841.3442085","mag":"3158066599"},"language":"en","primary_location":{"id":"doi:10.1145/3412841.3442085","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3412841.3442085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th Annual ACM Symposium on Applied Computing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053581656","display_name":"Oliver Kesz\u00f6cze","orcid":"https://orcid.org/0000-0003-2033-6153"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Oliver Keszocze","raw_affiliation_strings":["Hardware-Software-Co-Design, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware-Software-Co-Design, Erlangen, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064717414","display_name":"Marcel Brand","orcid":"https://orcid.org/0000-0002-4121-1651"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marcel Brand","raw_affiliation_strings":["Hardware-Software-Co-Design, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware-Software-Co-Design, Erlangen, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044199643","display_name":"Michael Witterauf","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Witterauf","raw_affiliation_strings":["Hardware-Software-Co-Design, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware-Software-Co-Design, Erlangen, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016729761","display_name":"Christian Heidorn","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Christian Heidorn","raw_affiliation_strings":["Hardware-Software-Co-Design, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware-Software-Co-Design, Erlangen, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J\u00fcrgen Teich","raw_affiliation_strings":["Hardware-Software-Co-Design, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Hardware-Software-Co-Design, Erlangen, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053581656"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4439,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66021359,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"529","last_page":"534"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.78725266456604},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7270375490188599},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.716909646987915},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5947422981262207},{"id":"https://openalex.org/keywords/agile-software-development","display_name":"Agile software development","score":0.5359213352203369},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5264692306518555},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4391358494758606},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4365924894809723},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40942418575286865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36697691679000854},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3399628698825836},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3200836777687073},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.26548752188682556},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.263224720954895},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0827043354511261}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78725266456604},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7270375490188599},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.716909646987915},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5947422981262207},{"id":"https://openalex.org/C14185376","wikidata":"https://www.wikidata.org/wiki/Q30232","display_name":"Agile software development","level":2,"score":0.5359213352203369},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5264692306518555},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4391358494758606},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4365924894809723},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40942418575286865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36697691679000854},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3399628698825836},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3200836777687073},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.26548752188682556},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.263224720954895},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0827043354511261}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3412841.3442085","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3412841.3442085","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 36th Annual ACM Symposium on Applied Computing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G554679937","display_name":null,"funder_award_id":"146371743","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1903598717","https://openalex.org/W2020217519","https://openalex.org/W2030898836","https://openalex.org/W2035378788","https://openalex.org/W2112796928","https://openalex.org/W2505236094","https://openalex.org/W2614327678","https://openalex.org/W2889797931","https://openalex.org/W2913937922","https://openalex.org/W2943881302","https://openalex.org/W2946507834","https://openalex.org/W3176714321","https://openalex.org/W4207060104","https://openalex.org/W4248766130"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719","https://openalex.org/W2111408175"],"abstract_inverted_index":{"Developing":[0],"customized":[1],"arithmetic":[2],"hardware":[3,40],"units":[4],"is":[5],"a":[6,48],"very":[7],"difficult":[8],"and":[9],"error-prone":[10],"process,":[11],"especially":[12],"when":[13],"using":[14],"non-standard":[15],"bit-widths":[16],"for":[17],"number":[18],"representation.":[19],"In":[20],"the":[21,26,30],"early":[22],"stages":[23],"of":[24,29,36,51],"development,":[25],"actual":[27],"details":[28],"physical":[31],"implementation":[32],"might":[33],"not":[34],"be":[35],"interest.":[37],"Synthesis":[38],"from":[39],"description":[41],"languages":[42],"like":[43],"VHDL":[44],"or":[45],"Verilog":[46],"takes":[47],"large":[49],"amount":[50],"(computation)":[52],"time,":[53],"effectively":[54],"preventing":[55],"an":[56],"agile":[57],"experimentation":[58],"cycle.":[59]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2021-05-10T00:00:00"}