{"id":"https://openalex.org/W3090874017","doi":"https://doi.org/10.1145/3410463.3414645","title":"Regional Out-of-Order Writes in Total Store Order","display_name":"Regional Out-of-Order Writes in Total Store Order","publication_year":2020,"publication_date":"2020-09-30","ids":{"openalex":"https://openalex.org/W3090874017","doi":"https://doi.org/10.1145/3410463.3414645","mag":"3090874017"},"language":"en","primary_location":{"id":"doi:10.1145/3410463.3414645","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3410463.3414645","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3410463.3414645","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3410463.3414645","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081668949","display_name":"Sawan Singh","orcid":"https://orcid.org/0000-0003-2275-7883"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Sawan Singh","raw_affiliation_strings":["University of Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039379608","display_name":"Alexandra Jimborean","orcid":"https://orcid.org/0000-0001-8642-2447"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alexandra Jimborean","raw_affiliation_strings":["University of Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073507304","display_name":"Alberto Ros","orcid":"https://orcid.org/0000-0001-5757-1064"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto Ros","raw_affiliation_strings":["University of Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081668949"],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":null,"apc_paid":null,"fwci":0.2357,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.50190328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"205","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.773674726486206},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7132024765014648},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6487282514572144},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.642460286617279},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5790162086486816},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5711972117424011},{"id":"https://openalex.org/keywords/order","display_name":"Order (exchange)","score":0.5478399395942688},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4725075662136078},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.44721391797065735},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.4211205244064331},{"id":"https://openalex.org/keywords/storage-management","display_name":"Storage management","score":0.41296935081481934},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33937716484069824},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.24363502860069275},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13100841641426086},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10546368360519409},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08915475010871887},{"id":"https://openalex.org/keywords/business","display_name":"Business","score":0.06338271498680115}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.773674726486206},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7132024765014648},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6487282514572144},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.642460286617279},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5790162086486816},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5711972117424011},{"id":"https://openalex.org/C182306322","wikidata":"https://www.wikidata.org/wiki/Q1779371","display_name":"Order (exchange)","level":2,"score":0.5478399395942688},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4725075662136078},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.44721391797065735},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.4211205244064331},{"id":"https://openalex.org/C2984984529","wikidata":"https://www.wikidata.org/wiki/Q7619925","display_name":"Storage management","level":2,"score":0.41296935081481934},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33937716484069824},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.24363502860069275},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13100841641426086},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10546368360519409},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08915475010871887},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.06338271498680115},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3410463.3414645","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3410463.3414645","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3410463.3414645","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3410463.3414645","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3410463.3414645","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3410463.3414645","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[{"id":"https://openalex.org/G2407313608","display_name":null,"funder_award_id":"819134","funder_id":"https://openalex.org/F4320338335","funder_display_name":"H2020 European Research Council"},{"id":"https://openalex.org/G4956428346","display_name":null,"funder_award_id":"Horizon 2020 research and innovatio","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5036817778","display_name":null,"funder_award_id":"European Union's Horizon 2020 research and innov","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7416699371","display_name":"Extending Coherence for Hardware-Driven Optimizations in Multicore Architectures","funder_award_id":"819134","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8318064016","display_name":null,"funder_award_id":"Horizon","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8633428685","display_name":null,"funder_award_id":"European Union's Horizon 2020 research and innovat","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338335","display_name":"H2020 European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3090874017.pdf","grobid_xml":"https://content.openalex.org/works/W3090874017.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W1885534640","https://openalex.org/W1969168679","https://openalex.org/W1994713432","https://openalex.org/W1997576530","https://openalex.org/W2025819261","https://openalex.org/W2038229768","https://openalex.org/W2054739713","https://openalex.org/W2085773946","https://openalex.org/W2090249619","https://openalex.org/W2105900173","https://openalex.org/W2107699547","https://openalex.org/W2107859560","https://openalex.org/W2108014707","https://openalex.org/W2127731413","https://openalex.org/W2133834148","https://openalex.org/W2142101409","https://openalex.org/W2145021036","https://openalex.org/W2152390090","https://openalex.org/W2153185479","https://openalex.org/W2157225945","https://openalex.org/W2164264749","https://openalex.org/W2167744164","https://openalex.org/W2169875292","https://openalex.org/W2417495832","https://openalex.org/W2593264715","https://openalex.org/W2767909043","https://openalex.org/W2885022288","https://openalex.org/W2904355039","https://openalex.org/W3022430991","https://openalex.org/W4234648926"],"related_works":["https://openalex.org/W1614039890","https://openalex.org/W4236020707","https://openalex.org/W1557286738","https://openalex.org/W2133355743","https://openalex.org/W2171667195","https://openalex.org/W4323043789","https://openalex.org/W2086277821","https://openalex.org/W2460809146","https://openalex.org/W363676365","https://openalex.org/W1578001114"],"abstract_inverted_index":{"The":[0],"store":[1,33,45,55],"buffer,":[2],"an":[3],"essential":[4],"component":[5],"in":[6],"today's":[7],"processors,":[8],"is":[9,47],"designed":[10],"to":[11],"hide":[12],"memory":[13,30],"latency":[14],"by":[15],"moving":[16],"stores":[17,64],"off":[18],"the":[19,25,32,36,44,53],"processor's":[20],"critical":[21],"path.":[22],"Furthermore,":[23],"under":[24,50],"Total":[26],"Store":[27],"Order":[28],"(TSO)":[29],"model,":[31],"buffer":[34,46],"ensures":[35],"in-order":[37],"retirement":[38],"of":[39],"stores.":[40],"Problems":[41],"arise":[42],"when":[43,52],"full":[48],"or,":[49],"TSO,":[51],"leading":[54],"encounters":[56],"a":[57],"cache":[58],"miss,":[59],"which":[60],"blocks":[61],"all":[62],"subsequent":[63],"and":[65],"incurs":[66],"severe":[67],"performance":[68],"bottlenecks.":[69]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-13T07:58:08.660418","created_date":"2025-10-10T00:00:00"}