{"id":"https://openalex.org/W3048090966","doi":"https://doi.org/10.1145/3407947.3407967","title":"Cache/Memory Coordinated Fair Scheduling for Hybrid Memory Systems","display_name":"Cache/Memory Coordinated Fair Scheduling for Hybrid Memory Systems","publication_year":2020,"publication_date":"2020-06-27","ids":{"openalex":"https://openalex.org/W3048090966","doi":"https://doi.org/10.1145/3407947.3407967","mag":"3048090966"},"language":"en","primary_location":{"id":"doi:10.1145/3407947.3407967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3407947.3407967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 4th International Conference on High Performance Compilation, Computing and Communications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100368438","display_name":"Di Chen","orcid":"https://orcid.org/0000-0001-7873-4838"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Di Chen","raw_affiliation_strings":["National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033955608","display_name":"Haikun Liu","orcid":"https://orcid.org/0000-0003-4290-1408"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haikun Liu","raw_affiliation_strings":["National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022262922","display_name":"Hai Jin","orcid":"https://orcid.org/0000-0002-3934-7605"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hai Jin","raw_affiliation_strings":["National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022398389","display_name":"Xiaofei Liao","orcid":"https://orcid.org/0000-0001-6302-813X"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofei Liao","raw_affiliation_strings":["National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"National Engineering Research Center for Big Data Technology and System, Services Computing Technology and System Lab, Cluster and Grid Computing Lab, School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100368438"],"corresponding_institution_ids":["https://openalex.org/I47720641"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10743322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8112952709197998},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6753705739974976},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5789462327957153},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.543982982635498},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5302181839942932},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5269333124160767},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5060631632804871},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4646906852722168},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.45140090584754944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4067692458629608},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3729844093322754},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3645382821559906},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33810126781463623},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3226877450942993},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21514183282852173},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07366630434989929}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8112952709197998},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6753705739974976},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5789462327957153},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.543982982635498},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5302181839942932},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5269333124160767},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5060631632804871},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4646906852722168},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.45140090584754944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4067692458629608},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3729844093322754},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3645382821559906},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33810126781463623},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3226877450942993},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21514183282852173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07366630434989929},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3407947.3407967","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3407947.3407967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 4th International Conference on High Performance Compilation, Computing and Communications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1979955706","https://openalex.org/W2008251984","https://openalex.org/W2029577083","https://openalex.org/W2041420601","https://openalex.org/W2097336080","https://openalex.org/W2142875853","https://openalex.org/W2147657366","https://openalex.org/W2159908132","https://openalex.org/W2166263440","https://openalex.org/W2234128234","https://openalex.org/W2471657096","https://openalex.org/W2518205541","https://openalex.org/W2612907783","https://openalex.org/W2766191055","https://openalex.org/W2794470028","https://openalex.org/W2907886458","https://openalex.org/W2963521199","https://openalex.org/W4251113088"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W2782503170","https://openalex.org/W3108993429","https://openalex.org/W2047684617","https://openalex.org/W4317815260","https://openalex.org/W2041174925","https://openalex.org/W2168550483","https://openalex.org/W4233816696","https://openalex.org/W4281924108","https://openalex.org/W4382407528"],"abstract_inverted_index":{"Hybrid":[0],"memory":[1,39,61,68,76,94,98,109,123,157],"systems":[2],"comprising":[3],"DRAM":[4,35],"and":[5,16,36,50,70,145,151],"Non-Volatile":[6],"Memory":[7],"(NVM)":[8],"have":[9],"gained":[10],"ever-increasing":[11],"attention":[12],"for":[13],"building":[14],"large-capacity":[15],"energy-efficiency":[17],"main":[18],"memory.":[19],"Nevertheless,":[20],"there":[21],"remain":[22],"challenges":[23],"to":[24,45,65,91,116,128,149],"best":[25],"utilize":[26],"them":[27],"because":[28],"of":[29,34,108,132],"the":[30,79,130],"asymmetrical":[31,80],"access":[32,81,88],"latencies":[33,82],"NVM.":[37],"Traditional":[38],"request":[40,62],"scheduling":[41,63,72,158],"schemes":[42],"usually":[43],"lead":[44],"notable":[46],"application":[47],"performance":[48,144],"degradation":[49],"unfairness.":[51],"In":[52],"this":[53],"paper,":[54],"we":[55],"propose":[56],"a":[57,105],"cache/memory":[58],"coordinated":[59],"(CMC)":[60],"strategy":[64],"address":[66],"inter-process":[67,93],"interference":[69,95],"unfairness":[71],"problems":[73],"in":[74,96],"hybrid":[75,97],"systems.":[77,99],"Taking":[78],"into":[83],"account,":[84],"CMC":[85,100,119,141],"leverages":[86],"average":[87],"time":[89],"(AST)":[90],"quantify":[92],"preferentially":[101],"schedules":[102,112],"applications":[103,114],"with":[104,125],"small":[106],"number":[107],"requests,":[110],"while":[111],"memory-intensive":[113],"according":[115],"their":[117],"AST.":[118],"further":[120],"filters":[121],"some":[122],"blocks":[124],"poor":[126],"locality":[127],"improve":[129],"efficiency":[131],"last":[133],"level":[134],"cache":[135],"(LLC).":[136],"Experimental":[137],"results":[138],"show":[139],"that":[140],"improves":[142],"system":[143],"fairness":[146],"by":[147],"up":[148],"16%":[150],"9%":[152],"than":[153],"traditional":[154],"first-ready-first-come-first-service":[155],"(FRFCFS)":[156],"policies,":[159],"respectively.":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}