{"id":"https://openalex.org/W3111809341","doi":"https://doi.org/10.1145/3400302.3415781","title":"SODA","display_name":"SODA","publication_year":2020,"publication_date":"2020-11-02","ids":{"openalex":"https://openalex.org/W3111809341","doi":"https://doi.org/10.1145/3400302.3415781","mag":"3111809341"},"language":"en","primary_location":{"id":"doi:10.1145/3400302.3415781","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074554647","display_name":"Marco Minutoli","orcid":"https://orcid.org/0000-0002-4220-1420"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marco Minutoli","raw_affiliation_strings":["Pacific Northwest National Laboratory Richland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory Richland","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000893617","display_name":"Vito Giovanni Castellana","orcid":"https://orcid.org/0000-0003-3516-7903"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vito Giovanni Castellana","raw_affiliation_strings":["Pacific Northwest National Laboratory Richland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory Richland","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059973546","display_name":"Cheng Tan","orcid":"https://orcid.org/0000-0003-3727-2889"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng Tan","raw_affiliation_strings":["Pacific Northwest National Laboratory Richland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory Richland","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010169378","display_name":"Joseph Manzano","orcid":"https://orcid.org/0000-0002-6616-0125"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Manzano","raw_affiliation_strings":["Pacific Northwest National Laboratory Richland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory Richland","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019702659","display_name":"Vinay Amatya","orcid":null},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinay Amatya","raw_affiliation_strings":["Pacific Northwest National Laboratory Richland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory Richland","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["Pacific Northwest National Laboratory Richland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pacific Northwest National Laboratory Richland","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8883,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8635019,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8153193593025208},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6449823379516602},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5827317833900452},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5515718460083008},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5041767358779907},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48503488302230835},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4715937376022339},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46945852041244507},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.42385855317115784},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.417711466550827},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36691975593566895},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33548563718795776},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2582964301109314},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1881943941116333}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8153193593025208},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6449823379516602},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5827317833900452},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5515718460083008},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5041767358779907},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48503488302230835},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4715937376022339},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46945852041244507},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.42385855317115784},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.417711466550827},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36691975593566895},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33548563718795776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2582964301109314},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1881943941116333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3400302.3415781","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1971277377","https://openalex.org/W2000967104","https://openalex.org/W2012690664","https://openalex.org/W2016253598","https://openalex.org/W2061716691","https://openalex.org/W2136175700","https://openalex.org/W2154635391","https://openalex.org/W2171471042","https://openalex.org/W2261808795","https://openalex.org/W2442974303","https://openalex.org/W2562773490","https://openalex.org/W2626211758","https://openalex.org/W2771610171","https://openalex.org/W2780077279","https://openalex.org/W2787513823","https://openalex.org/W2790925711","https://openalex.org/W2798341898","https://openalex.org/W2805566098","https://openalex.org/W2898601122","https://openalex.org/W2946332877","https://openalex.org/W3007772124","https://openalex.org/W3042501387","https://openalex.org/W3098220359","https://openalex.org/W4240172596","https://openalex.org/W4240983079","https://openalex.org/W4242577057","https://openalex.org/W4244024631","https://openalex.org/W6748408460"],"related_works":["https://openalex.org/W2125855853","https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W4245652312","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2168113051","https://openalex.org/W2145843790"],"abstract_inverted_index":{"Next-generation":[0],"systems,":[1],"such":[2],"as":[3],"edge":[4],"devices,":[5],"will":[6,101,126,150],"have":[7],"to":[8,38,42],"provide":[9],"efficient":[10],"processing":[11],"of":[12,32,47,69],"machine":[13],"learning":[14],"(ML)":[15],"algorithms,":[16],"along":[17,156],"with":[18],"several":[19],"metrics,":[20],"including":[21],"energy,":[22],"performance,":[23],"area,":[24],"and":[25,61,63,109,113,115,137],"latency.":[26],"However,":[27],"the":[28,70,76,95],"quickly":[29,151],"evolving":[30],"field":[31],"ML":[33,83,87],"makes":[34],"it":[35],"extremely":[36],"difficult":[37],"generate":[39],"accelerators":[40,51],"able":[41],"support":[43],"a":[44,143],"wide":[45],"variety":[46],"algorithms.":[48],"Simultaneously,":[49],"designing":[50],"in":[52],"hardware":[53,154],"description":[54],"languages":[55],"(HDLs)":[56],"by":[57,106,135],"hand":[58],"is":[59],"laborious":[60],"time-consuming,":[62],"does":[64],"not":[65],"allow":[66,102],"quick":[67],"exploration":[68,147],"design":[71,140,145],"space.":[72],"This":[73],"paper":[74],"discusses":[75],"SODA":[77,99],"synthesizer,":[78],"an":[79,130],"automated":[80],"open-source":[81,138],"high-level":[82,121],"framework-to-Verilog":[84],"compiler":[85],"targeting":[86],"Application-Specific":[88],"Integrated":[89],"Circuits":[90],"(ASICs)":[91],"chiplets":[92],"based":[93],"on":[94],"LLVM":[96],"infrastructure.":[97],"The":[98],"synthesizers":[100],"implementing":[103],"optimal":[104],"designs":[105,155],"combining":[107],"templated":[108],"fully":[110,116],"tunable":[111],"IPs":[112],"macros,":[114],"custom":[117],"components":[118,125],"generated":[119],"through":[120,129],"synthesis.":[122],"All":[123],"these":[124],"be":[127],"provided":[128],"extendable":[131],"resource":[132],"library,":[133],"characterized":[134],"commercial":[136],"logic":[139],"flows.":[141],"Through":[142],"closed-loop":[144],"space":[146],"engine,":[148],"developers":[149],"explore":[152],"their":[153],"different":[157],"dimensions.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3}],"updated_date":"2026-06-12T08:23:45.883708","created_date":"2020-12-21T00:00:00"}