{"id":"https://openalex.org/W3113040201","doi":"https://doi.org/10.1145/3400302.3415780","title":"RTL-to-GDS design tools for monolithic 3D ICs","display_name":"RTL-to-GDS design tools for monolithic 3D ICs","publication_year":2020,"publication_date":"2020-11-02","ids":{"openalex":"https://openalex.org/W3113040201","doi":"https://doi.org/10.1145/3400302.3415780","mag":"3113040201"},"language":"en","primary_location":{"id":"doi:10.1145/3400302.3415780","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3400302.3415780","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3400302.3415780","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3400302.3415780","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100434618","display_name":"Jinwoo Kim","orcid":"https://orcid.org/0000-0003-4380-6656"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jinwoo Kim","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086357798","display_name":"Gauthaman Murali","orcid":"https://orcid.org/0000-0003-0146-4977"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gauthaman Murali","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073660004","display_name":"Pruek Vanna-Iampikul","orcid":"https://orcid.org/0000-0002-2897-7142"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pruek Vanna-iampikul","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100670402","display_name":"Edward Lee","orcid":"https://orcid.org/0000-0002-5708-2866"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edward Lee","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100374575","display_name":"Daehyun Kim","orcid":"https://orcid.org/0000-0002-5582-3579"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daehyun Kim","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090354528","display_name":"Arjun Chaudhuri","orcid":"https://orcid.org/0000-0001-9353-6397"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arjun Chaudhuri","raw_affiliation_strings":["Duke University"],"affiliations":[{"raw_affiliation_string":"Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052051759","display_name":"Sanmitra Banerjee","orcid":"https://orcid.org/0000-0002-1136-9220"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanmitra Banerjee","raw_affiliation_strings":["Duke University"],"affiliations":[{"raw_affiliation_string":"Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Duke University"],"affiliations":[{"raw_affiliation_string":"Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009591041","display_name":"Saibal Mukhopadhyay","orcid":"https://orcid.org/0000-0002-8894-3390"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saibal Mukhopadhyay","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["Georgia Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5100434618"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.3082,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.58329509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6547058820724487},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5529982447624207},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.48607614636421204},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4501603841781616},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43633729219436646},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4356309175491333},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4314819574356079},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42988672852516174},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4233514070510864},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4232293963432312},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4124756157398224},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.3991442918777466},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3697139024734497},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35367101430892944},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3119131922721863},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3107517659664154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25422391295433044},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20958909392356873},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20938551425933838},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16642692685127258}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6547058820724487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5529982447624207},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.48607614636421204},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4501603841781616},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43633729219436646},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4356309175491333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4314819574356079},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42988672852516174},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4233514070510864},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4232293963432312},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4124756157398224},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.3991442918777466},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3697139024734497},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35367101430892944},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3119131922721863},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3107517659664154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25422391295433044},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20958909392356873},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20938551425933838},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16642692685127258},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3400302.3415780","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3400302.3415780","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3400302.3415780","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3400302.3415780","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3400302.3415780","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3400302.3415780","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7088081242","display_name":null,"funder_award_id":"HR001118C0096","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3113040201.pdf","grobid_xml":"https://content.openalex.org/works/W3113040201.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1534416617","https://openalex.org/W1559886496","https://openalex.org/W1995969856","https://openalex.org/W2002806561","https://openalex.org/W2013397418","https://openalex.org/W2032260674","https://openalex.org/W2093474179","https://openalex.org/W2095117703","https://openalex.org/W2106433082","https://openalex.org/W2127622278","https://openalex.org/W2140069842","https://openalex.org/W2245094412","https://openalex.org/W2538167498","https://openalex.org/W2791191785","https://openalex.org/W2885203734","https://openalex.org/W2967569513","https://openalex.org/W2970187632","https://openalex.org/W3107917119","https://openalex.org/W4232669720"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W2124826473","https://openalex.org/W2227166741","https://openalex.org/W2489470952","https://openalex.org/W2070693700"],"abstract_inverted_index":{"In":[0,156],"this":[1],"paper,":[2],"we":[3,91],"propose":[4],"RTL-to-GDS":[5],"design":[6,40,59,105,122],"flow":[7,24],"for":[8,62,106],"monolithic":[9],"3D":[10],"ICs":[11],"(M3D)":[12],"built":[13],"with":[14,146],"carbon":[15],"nanotube":[16],"field-effect":[17],"transistors":[18],"and":[19,31,41,65,73,96,141,160,166],"resistive":[20],"memory.":[21],"Our":[22,120,132],"tool":[23],"is":[25,123,127],"based":[26],"on":[27,76],"commercial":[28],"2D":[29,154],"tools":[30],"smart":[32],"ways":[33],"to":[34,37,79,152],"extend":[35],"them":[36],"conduct":[38,71],"M3D":[39,57,77,89,147,171],"simulation.":[42],"We":[43,69],"provide":[44],"a":[45,98],"post-route":[46],"optimization":[47],"flow,":[48],"which":[49,126],"exploits":[50],"the":[51,55,81,85,117],"full":[52],"potential":[53],"of":[54,87,136,139,143],"underlying":[56],"process":[58],"kit":[60],"(PDK)":[61],"power,":[63,137],"performance":[64],"area":[66,144],"(PPA)":[67],"optimization.":[68],"also":[70],"IR-drop":[72,159],"thermal":[74,161,167],"analysis":[75],"designs":[78,148],"improve":[80],"reliability.":[82],"To":[83],"enhance":[84],"testability":[86],"our":[88,104,158,170],"designs,":[90],"develop":[92],"design-for-test":[93],"(DFT)":[94],"methodologies":[95],"integrate":[97],"low-overhead":[99],"built-in":[100],"self-test":[101],"module":[102],"into":[103],"testing":[107],"inter-layer":[108],"vias":[109],"(ILVs)":[110],"as":[111,113],"well":[112],"logic":[114],"circuitries":[115],"in":[116,169],"individual":[118],"tiers.":[119],"benchmark":[121],"RISC-V":[124],"Rocketcore,":[125],"an":[128],"open":[129],"source":[130],"processor.":[131],"experiments":[133],"show":[134],"8.1%":[135],"19.6%":[138],"wirelength":[140],"55.7%":[142],"savings":[145],"at":[149],"iso-performance":[150],"compared":[151],"its":[153],"counterpart.":[155],"addition,":[157],"analyses":[162],"indicate":[163],"acceptable":[164],"power":[165],"integrity":[168],"design.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}