{"id":"https://openalex.org/W3112254183","doi":"https://doi.org/10.1145/3400302.3415689","title":"Dali","display_name":"Dali","publication_year":2020,"publication_date":"2020-11-02","ids":{"openalex":"https://openalex.org/W3112254183","doi":"https://doi.org/10.1145/3400302.3415689","mag":"3112254183"},"language":"en","primary_location":{"id":"doi:10.1145/3400302.3415689","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112898449","display_name":"Yihang Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yihang Yang","raw_affiliation_strings":["Yale University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yale University","institution_ids":["https://openalex.org/I32971472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100509174","display_name":"Jiayuan He","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiayuan He","raw_affiliation_strings":["UT Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002575415","display_name":"Rajit Manohar","orcid":"https://orcid.org/0000-0001-8211-6602"},"institutions":[{"id":"https://openalex.org/I32971472","display_name":"Yale University","ror":"https://ror.org/03v76x132","country_code":"US","type":"education","lineage":["https://openalex.org/I32971472"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajit Manohar","raw_affiliation_strings":["Yale University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yale University","institution_ids":["https://openalex.org/I32971472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8221749067306519},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7750213742256165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7356078624725342},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6936906576156616},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5733886957168579},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5533977746963501},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5520473122596741},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.537874698638916},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5279112458229065},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5073725581169128},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.4712942838668823},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44882187247276306},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4446123540401459},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43578827381134033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.383976012468338},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3363489508628845},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.268823504447937},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.26752328872680664},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1263541579246521},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.09417778253555298},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.08760794997215271},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08435472846031189}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8221749067306519},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7750213742256165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7356078624725342},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6936906576156616},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5733886957168579},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5533977746963501},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5520473122596741},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.537874698638916},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5279112458229065},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5073725581169128},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.4712942838668823},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44882187247276306},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4446123540401459},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43578827381134033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.383976012468338},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3363489508628845},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.268823504447937},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26752328872680664},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1263541579246521},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.09417778253555298},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.08760794997215271},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08435472846031189},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3400302.3415689","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3111405947","display_name":null,"funder_award_id":"FA8650-18-2-7850, HR001117S0054-FP-042","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W232434517","https://openalex.org/W1606871744","https://openalex.org/W1839353707","https://openalex.org/W1922167881","https://openalex.org/W1944814515","https://openalex.org/W1967661769","https://openalex.org/W1978383095","https://openalex.org/W1982422554","https://openalex.org/W1986026297","https://openalex.org/W1989931041","https://openalex.org/W2027484829","https://openalex.org/W2080129643","https://openalex.org/W2088643059","https://openalex.org/W2090243586","https://openalex.org/W2093491063","https://openalex.org/W2097453879","https://openalex.org/W2098845407","https://openalex.org/W2104105510","https://openalex.org/W2108873814","https://openalex.org/W2112805885","https://openalex.org/W2114136290","https://openalex.org/W2120129706","https://openalex.org/W2120985183","https://openalex.org/W2121914493","https://openalex.org/W2123166826","https://openalex.org/W2126983197","https://openalex.org/W2137174619","https://openalex.org/W2137978379","https://openalex.org/W2138913040","https://openalex.org/W2163961680","https://openalex.org/W2167190617","https://openalex.org/W2500846120","https://openalex.org/W2614941374","https://openalex.org/W2884307971","https://openalex.org/W3210523556","https://openalex.org/W4233028387","https://openalex.org/W4236282544","https://openalex.org/W6802779965"],"related_works":["https://openalex.org/W3010631755","https://openalex.org/W2781601456","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W4249576260","https://openalex.org/W2903073708","https://openalex.org/W2138401961","https://openalex.org/W2171793444","https://openalex.org/W2914234268"],"abstract_inverted_index":{"Asynchronous":[0],"Very-Large-Scale-Integration":[1],"(VLSI)":[2],"has":[3],"several":[4],"potential":[5],"benefits":[6],"over":[7],"its":[8],"synchronous":[9],"counterparts,":[10],"such":[11],"as":[12],"reduced":[13],"power":[14,134],"consumption,":[15],"elastic":[16],"pipelining,":[17],"and":[18,62,92,100,110,132],"robustness":[19],"to":[20,161],"variations.":[21],"However,":[22],"the":[23,59,79,86,108,140,151,154],"lack":[24],"of":[25,70,82,89,113,121,153],"electronic":[26],"design":[27],"automation":[28,37],"(EDA)":[29],"support":[30],"for":[31,54,103],"asynchronous":[32,55,104],"circuits,":[33,56],"especially":[34],"physical":[35],"layout":[36,52],"tools,":[38],"largely":[39],"limits":[40],"their":[41],"adoption.":[42],"To":[43],"tackle":[44],"this":[45],"challenge,":[46],"we":[47],"propose":[48],"a":[49,95,115,126,133,164,167],"gridded":[50,75,116,141],"cell":[51,60,63,76,117,142],"methodology":[53],"in":[57,166],"which":[58],"height":[61],"width":[64],"can":[65],"be":[66],"any":[67],"integer":[68],"multiple":[69],"two":[71],"grid":[72,135],"values.":[73],"The":[74],"approach":[77,144],"combines":[78],"shape":[80],"regularity":[81],"standard":[83],"cells":[84],"with":[85],"size":[87],"flexibility":[88],"custom":[90],"design,":[91],"thus":[93],"achieves":[94],"better":[96],"space":[97],"utilization":[98],"ratio":[99],"lower":[101],"wire-length":[102],"designs.":[105],"We":[106,137,156],"present":[107],"algorithms":[109],"our":[111,173],"implementation":[112],"Dali,":[114],"placer,":[118,125],"that":[119,139,172],"consists":[120],"an":[122,129],"analytical":[123],"global":[124],"forward-backward":[127],"legalizer,":[128,131],"N/P-well":[130],"router.":[136],"show":[138],"placement":[143],"reduces":[145],"area":[146],"by":[147],"15%":[148],"without":[149],"impacting":[150],"routability":[152],"design.":[155],"have":[157],"also":[158],"used":[159],"Dali":[160],"tape":[162],"out":[163],"chip":[165],"65nm":[168],"process":[169],"technology,":[170],"demonstrating":[171],"placer":[174],"generates":[175],"design-rule":[176],"clean":[177],"placement.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2020-12-21T00:00:00"}