{"id":"https://openalex.org/W3111845806","doi":"https://doi.org/10.1145/3400302.3415660","title":"Toward silicon-proven detailed routing for analog and mixed-signal circuits","display_name":"Toward silicon-proven detailed routing for analog and mixed-signal circuits","publication_year":2020,"publication_date":"2020-11-02","ids":{"openalex":"https://openalex.org/W3111845806","doi":"https://doi.org/10.1145/3400302.3415660","mag":"3111845806"},"language":"en","primary_location":{"id":"doi:10.1145/3400302.3415660","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100353486","display_name":"Hao Chen","orcid":"https://orcid.org/0000-0001-7579-822X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hao Chen","raw_affiliation_strings":["UT Austin"],"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079056437","display_name":"Keren Zhu","orcid":"https://orcid.org/0000-0003-2698-141X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keren Zhu","raw_affiliation_strings":["UT Austin"],"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100681150","display_name":"Mingjie Liu","orcid":"https://orcid.org/0000-0003-1953-1648"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingjie Liu","raw_affiliation_strings":["UT Austin"],"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066653944","display_name":"Xiyuan Tang","orcid":"https://orcid.org/0000-0003-2181-9042"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiyuan Tang","raw_affiliation_strings":["UT Austin"],"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070329670","display_name":"Nan Sun","orcid":"https://orcid.org/0000-0002-5536-8385"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nan Sun","raw_affiliation_strings":["UT Austin"],"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011883763","display_name":"David Z. Pan","orcid":"https://orcid.org/0000-0002-5705-2501"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Z. Pan","raw_affiliation_strings":["UT Austin"],"affiliations":[{"raw_affiliation_string":"UT Austin","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100353486"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.644,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.84299665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.721641480922699},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6934966444969177},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5354528427124023},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.496476948261261},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46064215898513794},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4339648485183716},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4177965819835663},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.41208553314208984},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36158931255340576},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31878477334976196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2635496258735657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18584471940994263},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1440766155719757}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.721641480922699},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6934966444969177},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5354528427124023},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.496476948261261},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46064215898513794},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4339648485183716},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4177965819835663},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.41208553314208984},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36158931255340576},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31878477334976196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2635496258735657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18584471940994263},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1440766155719757},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3400302.3415660","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1555778358","https://openalex.org/W1566907904","https://openalex.org/W1566916904","https://openalex.org/W2002792327","https://openalex.org/W2006236147","https://openalex.org/W2028326940","https://openalex.org/W2034646262","https://openalex.org/W2055606474","https://openalex.org/W2056343074","https://openalex.org/W2059608229","https://openalex.org/W2065257040","https://openalex.org/W2127963031","https://openalex.org/W2141897596","https://openalex.org/W2145458600","https://openalex.org/W2165465743","https://openalex.org/W2275304190","https://openalex.org/W2802784419","https://openalex.org/W2899736003","https://openalex.org/W2900068574","https://openalex.org/W2997579412","https://openalex.org/W2997948262","https://openalex.org/W3013793321","https://openalex.org/W4233756358","https://openalex.org/W6681728192"],"related_works":["https://openalex.org/W2031235560","https://openalex.org/W2155285526","https://openalex.org/W2007222089","https://openalex.org/W4242258007","https://openalex.org/W2394022884","https://openalex.org/W2161335888","https://openalex.org/W2185815555","https://openalex.org/W4298123071","https://openalex.org/W2071235072","https://openalex.org/W4318953393"],"abstract_inverted_index":{"Detailed":[0],"routing":[1,29,53,65,110],"is":[2,36],"an":[3],"intricate":[4],"and":[5,11,48,62,81,89],"tedious":[6],"procedure":[7],"in":[8,25,94],"design":[9,74],"automation":[10],"has":[12],"become":[13],"a":[14,60],"crucial":[15],"step":[16],"for":[17,30,67],"advanced":[18],"node":[19],"enablement.":[20],"Compared":[21],"with":[22],"its":[23],"advances":[24],"digital":[26],"design,":[27],"detailed":[28,52,64,109],"analog/mixed-signal":[31],"(AMS)":[32],"integrated":[33],"circuits":[34],"(ICs)":[35],"still":[37],"heavily":[38],"manual.":[39],"In":[40],"AMS":[41,69],"designs,":[42],"the":[43,87,100],"sensitive":[44],"net":[45],"coupling":[46],"issues":[47],"analog-specific":[49,79],"constraints":[50],"make":[51],"even":[54],"more":[55],"challenging.":[56],"This":[57],"work":[58],"presents":[59],"novel":[61],"efficient":[63],"framework":[66],"automated":[68],"layout":[70],"synthesis":[71],"considering":[72],"industrial":[73],"rules":[75],"as":[76,78],"well":[77],"geometric":[80],"electrical":[82],"constraints.":[83,102],"Experimental":[84],"results":[85,111],"demonstrate":[86],"efficiency":[88],"effectiveness":[90],"of":[91],"our":[92,108],"approach":[93],"optimizing":[95],"circuit":[96],"performance":[97],"while":[98],"satisfying":[99],"specified":[101],"Post-layout":[103],"simulations":[104],"further":[105],"prove":[106],"that":[107],"can":[112],"achieve":[113],"sign-off":[114],"quality.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}