{"id":"https://openalex.org/W3112123566","doi":"https://doi.org/10.1145/3400302.3415611","title":"A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT","display_name":"A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT","publication_year":2020,"publication_date":"2020-11-02","ids":{"openalex":"https://openalex.org/W3112123566","doi":"https://doi.org/10.1145/3400302.3415611","mag":"3112123566"},"language":"en","primary_location":{"id":"doi:10.1145/3400302.3415611","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415611","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039615312","display_name":"Chung\u2010Kuan Cheng","orcid":"https://orcid.org/0000-0002-9865-8390"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chung-Kuan Cheng","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053201835","display_name":"Chia-Tung Ho","orcid":"https://orcid.org/0000-0002-6479-7552"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chia-Tung Ho","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020579449","display_name":"Daeyeal Lee","orcid":"https://orcid.org/0000-0003-0778-0110"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daeyeal Lee","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020675859","display_name":"Dong-Won Park","orcid":"https://orcid.org/0009-0004-9370-4820"},"institutions":[{"id":"https://openalex.org/I2803209242","display_name":"University of California System","ror":"https://ror.org/00pjdza24","country_code":"US","type":"education","lineage":["https://openalex.org/I2803209242"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongwon Park","raw_affiliation_strings":["University of California"],"affiliations":[{"raw_affiliation_string":"University of California","institution_ids":["https://openalex.org/I2803209242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039615312"],"corresponding_institution_ids":["https://openalex.org/I2803209242"],"apc_list":null,"apc_paid":null,"fwci":0.8295,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.73579493,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6982707977294922},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6718131899833679},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6568650603294373},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.6307886242866516},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.622170627117157},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5276502370834351},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.473683625459671},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3961053490638733},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.36094847321510315},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3495175838470459},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22997060418128967},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21827778220176697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18417668342590332},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12499788403511047},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11586686968803406},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11487239599227905}],"concepts":[{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6982707977294922},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6718131899833679},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6568650603294373},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6307886242866516},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.622170627117157},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5276502370834351},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.473683625459671},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3961053490638733},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.36094847321510315},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3495175838470459},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22997060418128967},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21827778220176697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18417668342590332},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12499788403511047},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11586686968803406},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11487239599227905},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3400302.3415611","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3400302.3415611","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 39th International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W602497127","https://openalex.org/W2040894443","https://openalex.org/W2061080621","https://openalex.org/W2063553865","https://openalex.org/W2346205343","https://openalex.org/W2605337839","https://openalex.org/W2626325543","https://openalex.org/W2810945905","https://openalex.org/W2887591654","https://openalex.org/W2921386757","https://openalex.org/W2936007546","https://openalex.org/W2937730914","https://openalex.org/W2944442872","https://openalex.org/W2946290290","https://openalex.org/W2949151127","https://openalex.org/W3007821977","https://openalex.org/W3013288889"],"related_works":["https://openalex.org/W3090875125","https://openalex.org/W2143608234","https://openalex.org/W88258363","https://openalex.org/W4200577934","https://openalex.org/W2119373721","https://openalex.org/W2134385741","https://openalex.org/W2604690070","https://openalex.org/W2085308054","https://openalex.org/W4380610161","https://openalex.org/W2154356865"],"abstract_inverted_index":{"As":[0],"the":[1,32,43,63,72,80],"technology":[2],"node":[3],"is":[4,11,39,66],"evolving,":[5],"standard":[6],"cell":[7],"(SDC)":[8],"design":[9,14],"scaling":[10,64],"obstructed":[12],"by":[13],"constraints":[15],"such":[16],"as":[17],"limited":[18,74],"routing":[19],"resources,":[20],"lateral":[21],"P-N":[22,46],"separation,":[23],"and":[24,55],"performance":[25],"requirements.":[26],"Complimentary-FET":[27],"(CFET)":[28],"technology,":[29],"which":[30],"stacks":[31],"P-FET":[33],"on":[34],"N-FET":[35],"or":[36],"vice":[37],"versa,":[38],"able":[40],"to":[41],"release":[42],"restriction":[44],"of":[45,71],"connection":[47],"for":[48],"SDC":[49,59],"layout":[50],"scaling.":[51],"However,":[52],"(both":[53],"in-cell":[54],"block-level)":[56],"routable":[57],"CFET":[58],"design,":[60],"while":[61],"maintaining":[62],"advantages,":[65],"a":[67],"non-trivial":[68],"problem":[69],"because":[70],"extremely":[73],"routability":[75],"(including":[76],"pin-accessibility)":[77],"comes":[78],"from":[79],"intrinsic":[81],"stacked":[82],"FET":[83],"structure.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}