{"id":"https://openalex.org/W3127045726","doi":"https://doi.org/10.1145/3394885.3431526","title":"Attention-in-Memory for Few-Shot Learning with Configurable Ferroelectric FET Arrays","display_name":"Attention-in-Memory for Few-Shot Learning with Configurable Ferroelectric FET Arrays","publication_year":2021,"publication_date":"2021-01-18","ids":{"openalex":"https://openalex.org/W3127045726","doi":"https://doi.org/10.1145/3394885.3431526","mag":"3127045726"},"language":"en","primary_location":{"id":"doi:10.1145/3394885.3431526","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3394885.3431526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064528017","display_name":"Dayane Reis","orcid":"https://orcid.org/0000-0002-8571-1308"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dayane Reis","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053712676","display_name":"Ann Franchesca Laguna","orcid":"https://orcid.org/0000-0001-8267-1040"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ann Franchesca Laguna","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaobo Sharon Hu","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12588","display_name":"Electronic and Structural Properties of Oxides","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.745954692363739},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.6459877490997314},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5500185489654541},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4853457510471344},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.47798866033554077},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.46704500913619995},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45565059781074524},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.45507776737213135},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.42847371101379395},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3572092056274414},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.337287962436676},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.32947516441345215},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22114038467407227},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.22060257196426392},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11320307850837708}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.745954692363739},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.6459877490997314},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5500185489654541},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4853457510471344},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.47798866033554077},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.46704500913619995},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45565059781074524},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.45507776737213135},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.42847371101379395},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3572092056274414},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.337287962436676},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.32947516441345215},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22114038467407227},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.22060257196426392},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11320307850837708},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3394885.3431526","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3394885.3431526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2087249453","https://openalex.org/W2122757690","https://openalex.org/W2168267810","https://openalex.org/W2331783522","https://openalex.org/W2342750693","https://openalex.org/W2407647853","https://openalex.org/W2530887700","https://openalex.org/W2792488046","https://openalex.org/W2889210320","https://openalex.org/W2899077824","https://openalex.org/W2906313120","https://openalex.org/W2945854677","https://openalex.org/W2963446207","https://openalex.org/W2988640543","https://openalex.org/W3006048143"],"related_works":["https://openalex.org/W1499649160","https://openalex.org/W2100773763","https://openalex.org/W2898989424","https://openalex.org/W2181404029","https://openalex.org/W2044064773","https://openalex.org/W1976484404","https://openalex.org/W3002942576","https://openalex.org/W2131040872","https://openalex.org/W2127207555","https://openalex.org/W1978318796"],"abstract_inverted_index":{"Attention-in-Memory":[0],"(AiM),":[1],"a":[2,22,45,51,84],"computing-in-memory":[3],"(CiM)":[4],"design,":[5],"is":[6],"introduced":[7],"to":[8,50,57],"implement":[9],"the":[10,90],"attentional":[11],"layer":[12],"of":[13,21],"Memory":[14],"Augmented":[15],"Neural":[16],"Networks":[17],"(MANNs).":[18],"AiM":[19,61],"consists":[20],"memory":[23,48],"array":[24],"based":[25],"on":[26],"Ferroelectric":[27],"FETs":[28],"(FeFET)":[29],"along":[30],"with":[31,70,89],"CMOS":[32],"peripheral":[33],"circuits":[34],"implementing":[35],"configurable":[36],"functionalities,":[37],"i.e.,":[38],"it":[39],"can":[40],"be":[41],"dynamically":[42],"changed":[43],"from":[44],"ternary":[46],"content-addressable":[47],"(TCAM)":[49],"general-purpose":[52],"(GP)":[53],"CiM.":[54],"When":[55],"compared":[56],"state-of-the":[58],"art":[59],"accelerators,":[60],"achieves":[62],"comparable":[63],"end-to-end":[64],"speed-up":[65],"and":[66,76],"energy":[67],"for":[68,83],"MANNs,":[69],"better":[71],"accuracy":[72],"(95.14%":[73],"v.s.":[74,78],"92.21%,":[75],"95.14%":[77],"91.98%)":[79],"at":[80],"iso-memory":[81],"size,":[82],"5-way":[85],"5-shot":[86],"inference":[87],"task":[88],"Omniglot":[91],"dataset.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}