{"id":"https://openalex.org/W3128023472","doi":"https://doi.org/10.1145/3394885.3431524","title":"RIME","display_name":"RIME","publication_year":2021,"publication_date":"2021-01-18","ids":{"openalex":"https://openalex.org/W3128023472","doi":"https://doi.org/10.1145/3394885.3431524","mag":"3128023472"},"language":"en","primary_location":{"id":"doi:10.1145/3394885.3431524","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3394885.3431524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033897386","display_name":"Zhaojun Lu","orcid":"https://orcid.org/0000-0002-5467-6597"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaojun Lu","raw_affiliation_strings":["Huazhong University of Science and Technology, Wuhan, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huazhong University of Science and Technology, Wuhan, China","institution_ids":["https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077280198","display_name":"Md Tanvir Arafin","orcid":"https://orcid.org/0000-0002-5179-5216"},"institutions":[{"id":"https://openalex.org/I83909951","display_name":"Morgan State University","ror":"https://ror.org/017d8gk22","country_code":"US","type":"education","lineage":["https://openalex.org/I83909951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Md Tanvir Arafin","raw_affiliation_strings":["Morgan State University, Baltimore, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Morgan State University, Baltimore, Maryland","institution_ids":["https://openalex.org/I83909951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012474783","display_name":"Gang Qu","orcid":"https://orcid.org/0000-0001-6759-8949"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gang Qu","raw_affiliation_strings":["University of Maryland, College Park, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.291,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.9693824,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7946597337722778},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5994216799736023},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5938231945037842},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5394035577774048},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5123851895332336},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5050612092018127},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.45103415846824646},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.44815880060195923},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.44217562675476074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4227748215198517},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4119533896446228},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40846800804138184},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3344370424747467},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21221435070037842},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1276443600654602}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7946597337722778},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5994216799736023},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5938231945037842},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5394035577774048},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5123851895332336},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5050612092018127},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.45103415846824646},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.44815880060195923},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.44217562675476074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4227748215198517},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4119533896446228},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40846800804138184},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3344370424747467},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21221435070037842},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1276443600654602},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3394885.3431524","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3394885.3431524","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1489081061","https://openalex.org/W1578783943","https://openalex.org/W2018774711","https://openalex.org/W2025674646","https://openalex.org/W2081729575","https://openalex.org/W2140975144","https://openalex.org/W2332254524","https://openalex.org/W2407339173","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2612905056","https://openalex.org/W2613989746","https://openalex.org/W2625133503","https://openalex.org/W2799942529","https://openalex.org/W2883084140","https://openalex.org/W2888397490","https://openalex.org/W2900379535","https://openalex.org/W2949989598","https://openalex.org/W3092283663"],"related_works":["https://openalex.org/W2503642292","https://openalex.org/W2019946409","https://openalex.org/W2140395285","https://openalex.org/W2470104108","https://openalex.org/W2518875864","https://openalex.org/W3216275586","https://openalex.org/W1579905825","https://openalex.org/W2624061386","https://openalex.org/W2971920536","https://openalex.org/W3128023472"],"abstract_inverted_index":{"Processing":[0],"in-memory":[1,71],"(PIM)":[2],"is":[3],"an":[4],"emerging":[5],"technology":[6],"poised":[7],"to":[8,26,65],"break":[9],"the":[10,13,23,27,67],"memory-wall":[11],"in":[12],"conventional":[14],"von":[15],"Neumann":[16],"architecture.":[17],"PIM":[18,38,55],"reduces":[19],"data":[20],"movement":[21],"from":[22,80],"memory":[24,31],"systems":[25],"CPU":[28],"by":[29],"utilizing":[30],"cells":[32],"for":[33,50],"logic":[34],"computation.":[35,72],"However,":[36],"existing":[37],"designs":[39],"do":[40],"not":[41],"support":[42],"high":[43],"precision":[44],"computation":[45],"(e.g.,":[46],"floating-point":[47],"operations)":[48],"essential":[49],"critical":[51],"data-intensive":[52],"applications.":[53],"Furthermore,":[54],"architectures":[56],"require":[57],"complex":[58],"control":[59,76],"module":[60],"and":[61,75,82],"costly":[62],"peripheral":[63],"circuits":[64],"harness":[66],"full":[68],"potential":[69],"of":[70],"These":[73],"peripherals":[74],"modules":[77],"usually":[78],"suffer":[79],"scalability":[81],"efficiency":[83],"issues.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2021-02-15T00:00:00"}