{"id":"https://openalex.org/W3129151554","doi":"https://doi.org/10.1145/3394885.3431420","title":"A Dynamic Link-latency Aware Cache Replacement Policy (DLRP)","display_name":"A Dynamic Link-latency Aware Cache Replacement Policy (DLRP)","publication_year":2021,"publication_date":"2021-01-18","ids":{"openalex":"https://openalex.org/W3129151554","doi":"https://doi.org/10.1145/3394885.3431420","mag":"3129151554"},"language":"en","primary_location":{"id":"doi:10.1145/3394885.3431420","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3394885.3431420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101535357","display_name":"Yen-Hao Chen","orcid":"https://orcid.org/0000-0002-5456-8393"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yen-Hao Chen","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112565243","display_name":"Allen C.-H. Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Allen C.-H. Wu","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043578401","display_name":"TingTing Hwang","orcid":"https://orcid.org/0000-0002-7206-560X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"TingTing Hwang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101535357"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.2303,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44509309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"210","last_page":"215"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8498328924179077},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7650806903839111},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7549746036529541},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4588056802749634},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4305162727832794},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.41811418533325195},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4120492935180664},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3937565088272095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3391185402870178},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3332412838935852},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07262584567070007}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8498328924179077},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7650806903839111},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7549746036529541},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4588056802749634},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4305162727832794},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.41811418533325195},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4120492935180664},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3937565088272095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3391185402870178},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3332412838935852},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07262584567070007}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3394885.3431420","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3394885.3431420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 26th Asia and South Pacific Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1967648049","https://openalex.org/W1971627447","https://openalex.org/W2029577083","https://openalex.org/W2038408981","https://openalex.org/W2126372249","https://openalex.org/W2324320295","https://openalex.org/W2623929708","https://openalex.org/W2659864996","https://openalex.org/W2947324891","https://openalex.org/W2980229124","https://openalex.org/W2995939640"],"related_works":["https://openalex.org/W2539712666","https://openalex.org/W2298260853","https://openalex.org/W2363769136","https://openalex.org/W2118932116","https://openalex.org/W3085471909","https://openalex.org/W2114386333","https://openalex.org/W2509523906","https://openalex.org/W2148571123","https://openalex.org/W2031173804","https://openalex.org/W2012518269"],"abstract_inverted_index":{"Multiprocessor":[0],"system-on-chips":[1],"(MPSoCs)":[2],"in":[3,69],"modern":[4],"devices":[5],"have":[6,80],"mostly":[7],"adopted":[8],"the":[9,33,39,44,57,94,136],"non-uniform":[10],"cache":[11,60,72,132],"architecture":[12],"(NUCA)":[13],"[1],":[14],"which":[15],"features":[16],"varied":[17,29],"physical":[18],"distance":[19],"from":[20],"cores":[21],"to":[22,118,130],"data":[23],"locations":[24],"and,":[25],"as":[26],"a":[27,53,70,84,112,123],"result,":[28],"access":[30,41,61],"latency.":[31,78,108],"In":[32],"past,":[34],"researchers":[35],"focused":[36],"on":[37,135],"minimizing":[38],"average":[40],"latency":[42,50,66,115],"of":[43,56,86],"NUCA.":[45,137],"We":[46,79],"found":[47],"that":[48,83],"dynamic":[49,65,77,107,114,124],"is":[51],"also":[52,81],"critical":[54],"index":[55],"performance.":[58],"A":[59],"pattern":[62],"with":[63,105],"long":[64,106],"will":[67],"result":[68],"significant":[71],"performance":[73,133],"degradation":[74],"without":[75],"considering":[76],"observed":[82],"set":[85],"commonly":[87],"used":[88],"neural":[89,95],"network":[90,96],"application":[91],"kernels,":[92],"including":[93],"fully-connected":[97],"and":[98,122],"convolutional":[99],"layers,":[100],"contains":[101],"substantial":[102],"accessing":[103],"patterns":[104,121],"This":[109],"paper":[110],"proposes":[111],"hardware-friendly":[113],"identification":[116],"mechanism":[117],"detect":[119],"such":[120],"link-latency":[125],"aware":[126],"replacement":[127],"policy":[128],"(DLRP)":[129],"improve":[131],"based":[134]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}