{"id":"https://openalex.org/W3018125147","doi":"https://doi.org/10.1145/3388333.3388646","title":"Debugging SYCL Programs on Heterogeneous Intel\u00ae Architectures","display_name":"Debugging SYCL Programs on Heterogeneous Intel\u00ae Architectures","publication_year":2020,"publication_date":"2020-04-27","ids":{"openalex":"https://openalex.org/W3018125147","doi":"https://doi.org/10.1145/3388333.3388646","mag":"3018125147"},"language":"en","primary_location":{"id":"doi:10.1145/3388333.3388646","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3388333.3388646","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3388333.3388646","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on OpenCL","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3388333.3388646","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024785909","display_name":"Bar\u0131\u015f Aktemur","orcid":"https://orcid.org/0000-0002-1414-9338"},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Bar\u0131\u015f Aktemur","raw_affiliation_strings":["Intel GmbH Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel GmbH Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066032518","display_name":"Markus Metzger","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Metzger","raw_affiliation_strings":["Intel GmbH Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel GmbH Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061770783","display_name":"Natalia Saiapova","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Natalia Saiapova","raw_affiliation_strings":["Intel GmbH Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel GmbH Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084437039","display_name":"Mihails Strasuns","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mihails Strasuns","raw_affiliation_strings":["Intel GmbH Neubiberg, Germany"],"affiliations":[{"raw_affiliation_string":"Intel GmbH Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024785909"],"corresponding_institution_ids":["https://openalex.org/I4210094487"],"apc_list":null,"apc_paid":null,"fwci":0.4621,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.56692799,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.9447900056838989},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8465025424957275},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8298368453979492},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6708915829658508},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.5250879526138306},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43222135305404663},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3868926167488098},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.33246299624443054},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.07616928219795227}],"concepts":[{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.9447900056838989},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8465025424957275},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8298368453979492},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6708915829658508},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.5250879526138306},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43222135305404663},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3868926167488098},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.33246299624443054},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.07616928219795227}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3388333.3388646","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3388333.3388646","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3388333.3388646","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on OpenCL","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3388333.3388646","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3388333.3388646","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3388333.3388646","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Workshop on OpenCL","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3018125147.pdf","grobid_xml":"https://content.openalex.org/works/W3018125147.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W1512154564","https://openalex.org/W1762731526","https://openalex.org/W2600258283","https://openalex.org/W4249219201"],"related_works":["https://openalex.org/W2800641345","https://openalex.org/W2886673879","https://openalex.org/W564953056","https://openalex.org/W2061184006","https://openalex.org/W2381239448","https://openalex.org/W4236910510","https://openalex.org/W2092932442","https://openalex.org/W2543963479","https://openalex.org/W1751798423","https://openalex.org/W2583000271"],"abstract_inverted_index":{"Intel":[0],"recently":[1],"announced":[2],"a":[3,10,25,99,110,115,129],"large":[4],"initiative":[5],"named":[6],"oneAPI":[7,21],"that":[8,27,35],"provides":[9],"direct":[11],"programming":[12],"model":[13],"based":[14,48],"on":[15,49,114],"SYCL.":[16],"As":[17],"part":[18],"of":[19,61,95,102,132],"the":[20,56,67,73,92,96,119,125,133],"distribution,":[22],"we":[23,75,90],"developed":[24],"debugger":[26,46,134],"can":[28,105],"be":[29,106],"used":[30,107],"for":[31],"debugging":[32],"SYCL":[33,63,111],"programs":[34,64],"offload":[36],"kernels":[37],"to":[38,54,78,108],"CPU,":[39],"GPU,":[40,116],"or":[41],"FPGA":[42],"emulator":[43],"devices.":[44],"The":[45],"is":[47,135],"GDB.":[50],"It":[51],"allows":[52],"programmers":[53],"inspect":[55],"host":[57],"and":[58,84,117,121],"kernel":[59,112],"portion":[60],"their":[62],"seamlessly":[65],"in":[66],"same":[68],"debug":[69,109],"session.":[70],"To":[71],"realize":[72],"debugger,":[74,97],"made":[76],"enhancements":[77],"GDB":[79],"including":[80],"SIMD-based":[81],"thread":[82],"views":[83],"C++-related":[85],"improvements.":[86],"In":[87],"this":[88],"work":[89],"present":[91],"general":[93],"architecture":[94],"provide":[98],"sample":[100],"session":[101],"how":[103],"it":[104],"running":[113],"discuss":[118],"encountered":[120],"anticipated":[122],"challenges":[123],"during":[124],"development":[126],"phase.":[127],"Currently":[128],"beta":[130],"version":[131],"publicly":[136],"available.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}