{"id":"https://openalex.org/W3029622172","doi":"https://doi.org/10.1145/3387902.3392631","title":"Design of an open-source bridge between non-coherent burst-based and coherent cache-line-based memory systems","display_name":"Design of an open-source bridge between non-coherent burst-based and coherent cache-line-based memory systems","publication_year":2020,"publication_date":"2020-05-11","ids":{"openalex":"https://openalex.org/W3029622172","doi":"https://doi.org/10.1145/3387902.3392631","mag":"3029622172"},"language":"en","primary_location":{"id":"doi:10.1145/3387902.3392631","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3387902.3392631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003158529","display_name":"Matheus Cavalcante","orcid":"https://orcid.org/0000-0001-9199-1708"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Matheus Cavalcante","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051253991","display_name":"Andreas Kurth","orcid":"https://orcid.org/0000-0001-5613-9544"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Kurth","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024145677","display_name":"Fabian Schuiki","orcid":"https://orcid.org/0000-0002-9923-5031"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Fabian Schuiki","raw_affiliation_strings":["ETH Z\u00fcrich, Z\u00fcrich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Universit\u00e0 di Bologna, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universit\u00e0 di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4162,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80292999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8042054176330566},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5933393836021423},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5709044933319092},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5636411309242249},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5053322911262512},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.43510836362838745},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4134847819805145},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38847464323043823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3735358715057373},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26094821095466614}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8042054176330566},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5933393836021423},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5709044933319092},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5636411309242249},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5053322911262512},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.43510836362838745},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4134847819805145},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38847464323043823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3735358715057373},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26094821095466614}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3387902.3392631","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3387902.3392631","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/798347","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/798347","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1997113918","https://openalex.org/W2076089313","https://openalex.org/W2102565343","https://openalex.org/W2128120785","https://openalex.org/W2337148482","https://openalex.org/W2490345425","https://openalex.org/W2612387305","https://openalex.org/W2884199665","https://openalex.org/W2936567838","https://openalex.org/W2963255460","https://openalex.org/W2963566954","https://openalex.org/W2963688890","https://openalex.org/W2964170821","https://openalex.org/W3007888060","https://openalex.org/W3015225830","https://openalex.org/W4298441116"],"related_works":["https://openalex.org/W1979099492","https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2268996566","https://openalex.org/W4256652509","https://openalex.org/W2140219379"],"abstract_inverted_index":{"In":[0,28,105],"heterogeneous":[1],"computer":[2],"architectures,":[3],"the":[4,31,110,117],"serial":[5,32],"part":[6,33],"of":[7,26,34,115,147,159,184],"an":[8,134],"application":[9],"is":[10,37,83,98,153],"coupled":[11],"with":[12],"domain-specific":[13],"accelerators":[14],"that":[15,138],"promise":[16],"high":[17],"computing":[18],"throughput":[19,142],"and":[20,65,112,132,152,180],"efficiency":[21],"across":[22],"a":[23,35,40,77,120,126,144,156,164,182],"wide":[24,145,157],"range":[25,146],"applications.":[27],"such":[29],"systems,":[30],"program":[36],"executed":[38],"on":[39,76,92],"Central":[41],"Processing":[42],"Unit":[43],"(CPU)":[44],"core":[45],"optimized":[46],"for":[47,155],"single-thread":[48],"performance,":[49],"while":[50,88],"parallel":[51],"sections":[52],"are":[53,90],"offloaded":[54],"to":[55,67,125,174],"Programmable":[56],"Manycore":[57],"Accelerators":[58],"(PMCAs).":[59],"This":[60],"heterogeneity":[61],"requires":[62],"CPU":[63],"cores":[64],"PMCAs":[66,89],"share":[68],"data":[69,82,97],"in":[70,85,100,163],"memory":[71,79,123,160],"efficiently,":[72],"although":[73],"CPUs":[74],"rely":[75],"coherent":[78],"system":[80],"where":[81,96],"transferred":[84,99],"cache":[86],"lines,":[87],"based":[91],"non-coherent":[93],"scratchpad":[94],"memories":[95],"bursts":[101],"by":[102],"DMA":[103],"engines.":[104],"this":[106],"paper,":[107],"we":[108],"tackle":[109],"challenges":[111],"hardware":[113,136],"complexity":[114,183],"bridging":[116],"gap":[118],"from":[119],"non-coherent,":[121],"burst-based":[122],"hierarchy":[124],"coherent,":[127],"cache-line-based":[128],"one.":[129],"We":[130],"design":[131],"implement":[133],"open-source":[135],"module":[137,171],"reaches":[139],"97%":[140],"peak":[141],"over":[143],"realistic":[148],"linear":[149],"algebra":[150],"kernels":[151],"suited":[154],"spectrum":[158],"architectures.":[161],"Implemented":[162],"state-of-the-art":[165],"22":[166],"nm":[167],"FD-SOI":[168],"technology,":[169],"our":[170],"bridges":[172],"up":[173],"650":[175],"Gbps":[176],"at":[177],"130":[178],"fJ/bit":[179],"has":[181],"less":[185],"than":[186],"1":[187],"kGE/Gbps.":[188]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2020-06-05T00:00:00"}