{"id":"https://openalex.org/W3083040284","doi":"https://doi.org/10.1145/3386263.3411365","title":"Security Challenges of Processing-In-Memory Systems","display_name":"Security Challenges of Processing-In-Memory Systems","publication_year":2020,"publication_date":"2020-09-04","ids":{"openalex":"https://openalex.org/W3083040284","doi":"https://doi.org/10.1145/3386263.3411365","mag":"3083040284"},"language":"en","primary_location":{"id":"doi:10.1145/3386263.3411365","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386263.3411365","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077280198","display_name":"Md Tanvir Arafin","orcid":"https://orcid.org/0000-0002-5179-5216"},"institutions":[{"id":"https://openalex.org/I83909951","display_name":"Morgan State University","ror":"https://ror.org/017d8gk22","country_code":"US","type":"education","lineage":["https://openalex.org/I83909951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Md Tanvir Arafin","raw_affiliation_strings":["Morgan State University, Baltimore, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Morgan State University, Baltimore, MD, USA","institution_ids":["https://openalex.org/I83909951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033897386","display_name":"Zhaojun Lu","orcid":"https://orcid.org/0000-0002-5467-6597"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaojun Lu","raw_affiliation_strings":["University of Maryland, College Park, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, MD, USA","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7155,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.61820645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7660404443740845},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.676362931728363},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5803585648536682},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5404127836227417},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5189635157585144},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4859668016433716},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.46277105808258057},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4607267379760742},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.44882896542549133},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4473893344402313},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.44663047790527344},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.43523260951042175},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42941373586654663},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.41774556040763855},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.41332197189331055},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.40834149718284607},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.358603298664093},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30286669731140137},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1275787353515625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08327224850654602}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7660404443740845},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.676362931728363},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5803585648536682},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5404127836227417},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5189635157585144},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4859668016433716},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.46277105808258057},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4607267379760742},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.44882896542549133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4473893344402313},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.44663047790527344},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.43523260951042175},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42941373586654663},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.41774556040763855},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.41332197189331055},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.40834149718284607},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.358603298664093},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30286669731140137},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1275787353515625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08327224850654602},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3386263.3411365","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386263.3411365","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1575709006","https://openalex.org/W2041103425","https://openalex.org/W2069165345","https://openalex.org/W2081729575","https://openalex.org/W2086112773","https://openalex.org/W2112980698","https://openalex.org/W2117489143","https://openalex.org/W2117798902","https://openalex.org/W2157116240","https://openalex.org/W2163563130","https://openalex.org/W2170257519","https://openalex.org/W2268392721","https://openalex.org/W2414912620","https://openalex.org/W2518281301","https://openalex.org/W2537014044","https://openalex.org/W2626667124","https://openalex.org/W2736517506","https://openalex.org/W2766489088","https://openalex.org/W2785346409","https://openalex.org/W2800649576","https://openalex.org/W2897706246","https://openalex.org/W2904405156","https://openalex.org/W2914280573","https://openalex.org/W2914630606","https://openalex.org/W2944819262","https://openalex.org/W2945155360","https://openalex.org/W2946704880","https://openalex.org/W2967324946","https://openalex.org/W2983058739","https://openalex.org/W3015982917","https://openalex.org/W3036557299","https://openalex.org/W3041660983","https://openalex.org/W4230984477","https://openalex.org/W4232007745","https://openalex.org/W4247272447"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W2057195881","https://openalex.org/W1993089791","https://openalex.org/W2354036839","https://openalex.org/W2782503170","https://openalex.org/W321331545","https://openalex.org/W2005166481","https://openalex.org/W2361382102","https://openalex.org/W3011604058","https://openalex.org/W4389371524"],"abstract_inverted_index":{"Emerging":[0],"memory":[1,8,11,19,39],"systems":[2,66],"such":[3,72],"as":[4,73],"resistive":[5],"random":[6,17,37],"access":[7,18,38],"(RRAM),":[9],"phase-change":[10],"(PCM),":[12],"and":[13,33,48,62,86,98,114],"spin-transfer":[14],"torque":[15],"magneto-resistive":[16],"(STT-MRAM)":[20],"offer":[21],"unique":[22],"physical":[23],"properties":[24],"useful":[25],"in":[26,89,93],"designing":[27],"next-generation":[28],"processing":[29,47],"in-memory":[30,54,127],"(PIM)":[31],"circuits":[32],"systems.":[34,105],"Modified":[35],"dynamic":[36],"(DRAM)":[40],"designs":[41],"are":[42],"also":[43],"demonstrating":[44],"on-chip":[45],"data":[46,50,90],"bulk":[49],"operation":[51],"capabilities.":[52],"However,":[53],"computation":[55],"can":[56,122],"fundamentally":[57],"change":[58],"the":[59,110,124],"security":[60,119],"models":[61],"assumptions":[63],"of":[64,118,126],"existing":[65],"due":[67],"to":[68,108],"several":[69],"key":[70],"factors,":[71],"modified":[74],"system":[75,112],"architecture,":[76],"disparate":[77],"programming":[78],"models,":[79],"side-channel":[80],"effects,":[81],"device":[82],"reliability,":[83],"hardware":[84],"Trojans,":[85],"malicious":[87],"perturbations":[88],"processing.":[91],"Therefore,":[92],"this":[94],"paper,":[95],"we":[96],"survey":[97],"examine":[99],"fundamental":[100],"vulnerabilities":[101],"arising":[102],"from":[103],"processing-in-memory":[104],"We":[106],"aim":[107],"present":[109],"PIM":[111],"architects":[113],"designers":[115],"an":[116],"overview":[117],"issues":[120],"that":[121],"jeopardize":[123],"future":[125],"computation.":[128]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}