{"id":"https://openalex.org/W3083515282","doi":"https://doi.org/10.1145/3386263.3406926","title":"Reliability-Enhanced Circuit Design Flow Based on Approximate Logic Synthesis","display_name":"Reliability-Enhanced Circuit Design Flow Based on Approximate Logic Synthesis","publication_year":2020,"publication_date":"2020-09-04","ids":{"openalex":"https://openalex.org/W3083515282","doi":"https://doi.org/10.1145/3386263.3406926","mag":"3083515282"},"language":"en","primary_location":{"id":"doi:10.1145/3386263.3406926","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386263.3406926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045601421","display_name":"Zuodong Zhang","orcid":"https://orcid.org/0000-0002-8496-6114"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zuodong Zhang","raw_affiliation_strings":["Peking University, BeiJing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University, BeiJing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002760019","display_name":"Runsheng Wang","orcid":"https://orcid.org/0000-0002-7514-0767"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runsheng Wang","raw_affiliation_strings":["Peking University, BeiJing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University, BeiJing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100443009","display_name":"Zhe Zhang","orcid":"https://orcid.org/0000-0002-7793-6574"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhe Zhang","raw_affiliation_strings":["Peking University, BeiJing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University, BeiJing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062886480","display_name":"Ru Huang","orcid":"https://orcid.org/0000-0002-8146-4821"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ru Huang","raw_affiliation_strings":["Peking University, BeiJing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University, BeiJing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031932491","display_name":"Chang Meng","orcid":"https://orcid.org/0000-0003-3134-7771"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Meng","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036572182","display_name":"Weikang Qian","orcid":"https://orcid.org/0000-0002-5129-9431"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weikang Qian","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037180684","display_name":"Zhuangzhuang Zhou","orcid":"https://orcid.org/0000-0003-1982-2031"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhuangzhuang Zhou","raw_affiliation_strings":["Cornell University, Ithaca, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University, Ithaca, NY, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"71","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7141857743263245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6544275283813477},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5713459849357605},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5327698588371277},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.5067067742347717},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5002579689025879},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.49572432041168213},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4757390022277832},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.47037070989608765},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4609852731227875},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4340231716632843},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4215792715549469},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3887653350830078},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35544273257255554},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22715610265731812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20005571842193604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1818995177745819},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10480445623397827},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10428333282470703}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7141857743263245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6544275283813477},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5713459849357605},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5327698588371277},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.5067067742347717},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5002579689025879},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.49572432041168213},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4757390022277832},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.47037070989608765},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4609852731227875},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4340231716632843},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4215792715549469},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3887653350830078},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35544273257255554},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22715610265731812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20005571842193604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1818995177745819},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10480445623397827},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10428333282470703},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3386263.3406926","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386263.3406926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1578592046","https://openalex.org/W2005865544","https://openalex.org/W2020217519","https://openalex.org/W2035378788","https://openalex.org/W2043186622","https://openalex.org/W2047663435","https://openalex.org/W2100465945","https://openalex.org/W2106484393","https://openalex.org/W2213707329","https://openalex.org/W2328978473","https://openalex.org/W2344758701","https://openalex.org/W2399535694","https://openalex.org/W2625439172","https://openalex.org/W2771106765","https://openalex.org/W2786288697","https://openalex.org/W2899988750","https://openalex.org/W2908171364","https://openalex.org/W2981743243","https://openalex.org/W3022287786","https://openalex.org/W4205623694","https://openalex.org/W4245661807"],"related_works":["https://openalex.org/W2548837243","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W1984298705","https://openalex.org/W2080129643","https://openalex.org/W2078506771","https://openalex.org/W2134664711","https://openalex.org/W2009345382","https://openalex.org/W2098316714","https://openalex.org/W1979986803"],"abstract_inverted_index":{"With":[0],"the":[1,6,24,39,57,82,89,109,114,117,133,142,147,157,163,180],"downscaling":[2],"of":[3,182,189],"CMOS":[4],"technology,":[5],"circuit":[7,32,135],"design":[8,33,46,159,191],"margin":[9],"becomes":[10],"more":[11,13],"and":[12,28,123],"tight":[14],"due":[15],"to":[16,22,37,54,80,112,178],"wider":[17],"guardband,":[18],"which":[19,184],"is":[20,34,52,78,120,127],"required":[21],"counteract":[23],"severer":[25],"transistor":[26],"aging":[27,58,125],"variations.":[29],"Thus,":[30],"reliability-enhanced":[31,45,190],"urgently":[35],"needed":[36],"reduce":[38,113],"guardband.":[40,59],"In":[41],"this":[42],"paper,":[43],"a":[44,67,96,137,186],"framework":[47],"based":[48],"on":[49,108,170,175],"approximate":[50,99,105,134],"synthesis":[51,101],"proposed":[53,158],"completely":[55],"eliminate":[56],"It":[60,154],"mainly":[61],"includes":[62],"two":[63],"key":[64],"parts:":[65],"first,":[66],"forward":[68],"reliability":[69,118],"simulation":[70],"flow":[71,102,160],"supporting":[72],"statistical":[73],"static":[74],"timing":[75,90,164],"analysis":[76],"(SSTA)":[77],"performed":[79],"estimate":[81],"path":[83,148],"failure":[84,149],"rates":[85,150],"after":[86],"aging;":[87],"if":[88],"constraints":[91],"are":[92,151],"not":[93],"satisfied,":[94],"then":[95],"backward":[97],"delay-driven":[98],"logic":[100],"will":[103],"perform":[104],"local":[106],"changes":[107],"critical":[110],"paths":[111],"delay":[115,140],"until":[116],"requirement":[119],"finally":[121],"satisfied":[122],"no":[124],"guardband":[126],"needed.":[128],"The":[129],"results":[130],"show":[131],"that":[132,146,156,166],"has":[136],"smaller":[138],"aged":[139],"than":[141],"original":[143],"circuit,":[144],"so":[145],"significantly":[152],"decreased.":[153],"indicates":[155],"can":[161],"convert":[162],"errors":[165],"have":[167],"fatal":[168],"impact":[169],"applications,":[171],"into":[172],"negligible":[173],"error":[174],"low-significance":[176],"bits":[177],"improve":[179],"resilience":[181],"circuits,":[183],"provides":[185],"new":[187],"perspective":[188],"at":[192],"nanoscale.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}