{"id":"https://openalex.org/W3083648874","doi":"https://doi.org/10.1145/3386263.3406898","title":"Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits","display_name":"Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits","publication_year":2020,"publication_date":"2020-09-04","ids":{"openalex":"https://openalex.org/W3083648874","doi":"https://doi.org/10.1145/3386263.3406898","mag":"3083648874"},"language":"en","primary_location":{"id":"doi:10.1145/3386263.3406898","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386263.3406898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027725310","display_name":"Rongliang Fu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Rongliang Fu","raw_affiliation_strings":["Institute of Computing Technology, CAS & University of Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, CAS & University of Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210165038"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073157317","display_name":"Zhimin Zhang","orcid":"https://orcid.org/0009-0000-8778-7149"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi-Min Zhang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022574270","display_name":"Guang-Ming Tang","orcid":"https://orcid.org/0000-0001-6610-3166"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guang-Ming Tang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032468655","display_name":"Junying Huang","orcid":"https://orcid.org/0000-0001-5845-6965"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junying Huang","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023098180","display_name":"Xiaochun Ye","orcid":"https://orcid.org/0000-0003-4598-1685"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao-Chun Ye","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011407484","display_name":"Dongrui Fan","orcid":"https://orcid.org/0000-0001-5219-0908"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong-Rui Fan","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101738014","display_name":"Ninghui Sun","orcid":"https://orcid.org/0000-0002-4179-2660"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning-Hui Sun","raw_affiliation_strings":["Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5027725310"],"corresponding_institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.48011034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9850000143051147,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rapid-single-flux-quantum","display_name":"Rapid single flux quantum","score":0.8845382928848267},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8653119802474976},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6382733583450317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5922636389732361},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5769091248512268},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5750630497932434},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5636681318283081},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5600910186767578},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.47428375482559204},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.44210201501846313},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4164383113384247},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3906722068786621},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3228776454925537},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3203292489051819},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31808948516845703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25436949729919434},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17458900809288025},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1704614758491516},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16648489236831665},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12943151593208313}],"concepts":[{"id":"https://openalex.org/C150206757","wikidata":"https://www.wikidata.org/wiki/Q7294230","display_name":"Rapid single flux quantum","level":4,"score":0.8845382928848267},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8653119802474976},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6382733583450317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5922636389732361},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5769091248512268},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5750630497932434},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5636681318283081},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5600910186767578},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.47428375482559204},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.44210201501846313},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4164383113384247},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3906722068786621},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3228776454925537},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3203292489051819},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31808948516845703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25436949729919434},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17458900809288025},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1704614758491516},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16648489236831665},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12943151593208313},{"id":"https://openalex.org/C12038964","wikidata":"https://www.wikidata.org/wiki/Q764228","display_name":"Josephson effect","level":3,"score":0.0},{"id":"https://openalex.org/C54101563","wikidata":"https://www.wikidata.org/wiki/Q124131","display_name":"Superconductivity","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3386263.3406898","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3386263.3406898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 on Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W634834491","https://openalex.org/W1559664911","https://openalex.org/W1576295179","https://openalex.org/W1992953652","https://openalex.org/W2006743110","https://openalex.org/W2071353749","https://openalex.org/W2092333800","https://openalex.org/W2108336404","https://openalex.org/W2112173236","https://openalex.org/W2119587409","https://openalex.org/W2125358750","https://openalex.org/W2126536832","https://openalex.org/W2143787717","https://openalex.org/W2162211413","https://openalex.org/W2242458479","https://openalex.org/W2402734741","https://openalex.org/W2541190951","https://openalex.org/W2547874492","https://openalex.org/W2623224373","https://openalex.org/W2789349722","https://openalex.org/W2900110073","https://openalex.org/W2902765665","https://openalex.org/W3098771906","https://openalex.org/W4246465340","https://openalex.org/W6633356280"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2789349722","https://openalex.org/W2118487491","https://openalex.org/W1553855433","https://openalex.org/W2152533674","https://openalex.org/W2127918682","https://openalex.org/W2096750766","https://openalex.org/W1828408332","https://openalex.org/W2151015073","https://openalex.org/W1593138522"],"abstract_inverted_index":{"The":[0],"superconducting":[1],"rapid":[2],"single":[3],"flux":[4],"quantum":[5],"(RSFQ)":[6],"logic":[7,40,50,62,74,81,85,108],"circuit":[8],"has":[9],"the":[10,48,60,67,93,106,112,131,134,156,161,171,176,184],"characteristics":[11],"of":[12,95,133,158,173,175,180],"high":[13],"speed":[14],"and":[15,76,142,167,178],"low":[16],"power":[17],"consumption,":[18],"making":[19],"it":[20],"an":[21,101],"attractive":[22],"candidate":[23],"for":[24,32,83,105],"future":[25],"supercomputers.":[26],"However,":[27],"computer-aided":[28],"design":[29,68],"(CAD)":[30],"tools":[31],"CMOS":[33],"cannot":[34],"be":[35],"directly":[36],"applied":[37],"to":[38,42,72],"RSFQ":[39,49,73,84,107],"due":[41],"their":[43],"distinct":[44],"properties.":[45],"For":[46],"instance,":[47],"gate":[51],"can":[52],"work":[53],"properly":[54],"when":[55],"all":[56,127],"its":[57,116],"fan-ins":[58],"have":[59,150],"same":[61],"level.":[63],"This":[64],"paper":[65],"presents":[66],"flow":[69],"from":[70],"RTL":[71],"netlist":[75,114],"schematic.":[77,118],"First,":[78],"we":[79,99],"implement":[80],"synthesis":[82],"circuits.":[86,109],"It":[87,110],"achieves":[88],"path":[89],"balancing":[90],"while":[91],"minimizing":[92],"number":[94,157,172,179],"DFFs.":[96],"In":[97],"addition,":[98],"propose":[100],"automatic":[102],"schematic":[103,177],"generator":[104],"converts":[111],"synthesized":[113],"into":[115],"equivalent":[117],"A":[119],"layer":[120],"assignment":[121],"algorithm":[122],"is":[123],"proposed,":[124],"which":[125],"makes":[126],"gates":[128],"layered":[129],"in":[130,155,170],"order":[132],"clock":[135],"arrival":[136],"time.":[137],"Experimental":[138],"results":[139],"with":[140,146],"ISCAS85":[141],"EPFL":[143],"benchmarks":[144],"along":[145],"some":[147],"Kogge-Stone":[148],"adders":[149],"shown":[151],"a":[152],"29.2%":[153],"reduction":[154],"DFFs":[159],"over":[160,183],"breadth-first":[162],"first":[163],"search;":[164],"moreover,":[165],"59.57%":[166],"5.3%":[168],"decrease":[169],"layers":[174],"edge":[181],"crossings":[182],"ELK":[185],"tool.":[186]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}