{"id":"https://openalex.org/W3015953825","doi":"https://doi.org/10.1145/3385412.3386024","title":"LLHD: a multi-level intermediate representation for hardware description languages","display_name":"LLHD: a multi-level intermediate representation for hardware description languages","publication_year":2020,"publication_date":"2020-06-07","ids":{"openalex":"https://openalex.org/W3015953825","doi":"https://doi.org/10.1145/3385412.3386024","mag":"3015953825"},"language":"en","primary_location":{"id":"doi:10.1145/3385412.3386024","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3385412.3386024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2004.03494","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024145677","display_name":"Fabian Schuiki","orcid":"https://orcid.org/0000-0002-9923-5031"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Fabian Schuiki","raw_affiliation_strings":["ETH Zurich, Switzerland","ETH Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051253991","display_name":"Andreas Kurth","orcid":"https://orcid.org/0000-0001-5613-9544"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Kurth","raw_affiliation_strings":["ETH Zurich, Switzerland","ETH Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055618037","display_name":"Tobias Grosser","orcid":"https://orcid.org/0000-0003-3874-6003"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Tobias Grosser","raw_affiliation_strings":["ETH Zurich, Switzerland","ETH Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["ETH Zurich, Switzerland","ETH Z\u00fcrich"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Z\u00fcrich","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024145677"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":1.4053,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79934678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"258","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7928875684738159},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7161375284194946},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5839723348617554},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.522874116897583},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4763743579387665},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.45367997884750366},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4406702518463135},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.41834506392478943},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41607123613357544},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.410238653421402},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38618841767311096},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3382387161254883},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33555537462234497},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24867528676986694},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17946594953536987},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.14327546954154968},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0825812816619873}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928875684738159},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7161375284194946},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5839723348617554},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.522874116897583},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4763743579387665},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.45367997884750366},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4406702518463135},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.41834506392478943},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41607123613357544},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.410238653421402},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38618841767311096},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3382387161254883},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33555537462234497},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24867528676986694},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17946594953536987},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.14327546954154968},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0825812816619873}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/3385412.3386024","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3385412.3386024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2004.03494","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2004.03494","pdf_url":"https://arxiv.org/pdf/2004.03494","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2004.03494","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2004.03494","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"},{"id":"mag:3015953825","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2004.03494","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2004.03494","pdf_url":"https://arxiv.org/pdf/2004.03494","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3015953825.pdf","grobid_xml":"https://content.openalex.org/works/W3015953825.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W154953953","https://openalex.org/W220440441","https://openalex.org/W1548567038","https://openalex.org/W1577125249","https://openalex.org/W1819209966","https://openalex.org/W1842410071","https://openalex.org/W1983394510","https://openalex.org/W1999890019","https://openalex.org/W2028894674","https://openalex.org/W2055312318","https://openalex.org/W2076090418","https://openalex.org/W2101811680","https://openalex.org/W2152885483","https://openalex.org/W2153185479","https://openalex.org/W2771610171","https://openalex.org/W2909040172","https://openalex.org/W2979322703","https://openalex.org/W3007772124","https://openalex.org/W3013692244","https://openalex.org/W4240172596","https://openalex.org/W4251637954"],"related_works":["https://openalex.org/W3033074846","https://openalex.org/W2407032222","https://openalex.org/W2129109266","https://openalex.org/W2166592335","https://openalex.org/W1490174819","https://openalex.org/W2912840372","https://openalex.org/W1964183508","https://openalex.org/W1842313047","https://openalex.org/W2098394034","https://openalex.org/W1507792677","https://openalex.org/W223174167","https://openalex.org/W3174771846","https://openalex.org/W2115635603","https://openalex.org/W2508091716","https://openalex.org/W1608986091","https://openalex.org/W1857216122","https://openalex.org/W2601893724","https://openalex.org/W794788853","https://openalex.org/W3158991097","https://openalex.org/W146591897"],"abstract_inverted_index":{"Modern":[0],"Hardware":[1],"Description":[2],"Languages":[3],"(HDLs)":[4],"such":[5],"as":[6,82,105,107],"SystemVerilog":[7,193],"or":[8,140],"VHDL":[9],"are,":[10],"due":[11],"to":[12,17,32,116,153,183,194],"their":[13,47],"sheer":[14],"complexity,":[15],"insufficient":[16],"transport":[18],"designs":[19,104],"through":[20,63],"modern":[21],"circuit":[22,66],"design":[23,27,67],"flows.":[24],"Instead,":[25],"each":[26],"automation":[28],"tool":[29],"lowers":[30],"HDLs":[31,134],"its":[33],"own":[34],"Intermediate":[35],"Representation":[36],"(IR).":[37],"These":[38],"tools":[39,136],"are":[40],"monolithic":[41],"and":[42,51,135,187],"mostly":[43],"proprietary,":[44],"disagree":[45],"in":[46,133],"implementation":[48],"of":[49,87,171,175,192],"HDLs,":[50],"while":[52],"many":[53],"redundant":[54,138],"IRs":[55],"exists,":[56],"no":[57],"IR":[58],"today":[59],"can":[60],"be":[61],"used":[62],"the":[64,75,129,176,181,184],"entire":[65],"flow.":[68],"To":[69],"solve":[70],"this":[71,98],"problem,":[72],"we":[73,145],"propose":[74],"LLHD":[76,79,111,127,148],"multi-level":[77],"IR.":[78],"is":[80,169],"designed":[81],"simple,":[83],"unambiguous":[84],"reference":[85,101],"description":[86],"a":[88,117,189,196],"digital":[89],"circuit,":[90],"yet":[91],"fully":[92],"captures":[93],"existing":[94,125],"HDLs.":[95],"We":[96],"show":[97],"with":[99,113,124],"our":[100],"compiler":[102],"on":[103],"complex":[106],"full":[108,197],"CPU":[109,198],"cores.":[110],"comes":[112],"lowering":[114,179],"passes":[115],"hardware-near":[118],"structural":[119,185],"IR,":[120,177,186],"which":[121],"readily":[122],"integrates":[123],"tools.":[126],"establishes":[128],"basis":[130],"for":[131],"innovation":[132],"without":[137],"compilers":[139],"disjoint":[141],"IRs.":[142],"For":[143],"instance,":[144],"implement":[146],"an":[147],"simulator":[149],"that":[150],"runs":[151],"up":[152],"2.4\u00d7":[154],"faster":[155],"than":[156],"commercial":[157],"simulators":[158],"but":[159],"produces":[160],"equivalent,":[161],"cycle-accurate":[162],"results.":[163],"An":[164],"initial":[165],"vertically-integrated":[166],"research":[167],"prototype":[168],"capable":[170],"representing":[172],"all":[173],"levels":[174],"implements":[178],"from":[180],"behavioural":[182],"covers":[188],"sufficient":[190],"subset":[191],"support":[195],"design.":[199]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}