{"id":"https://openalex.org/W3026655801","doi":"https://doi.org/10.1145/3381857","title":"Projection of Dual-Rail DPA Countermeasures in Future FinFET and Emerging TFET Technologies","display_name":"Projection of Dual-Rail DPA Countermeasures in Future FinFET and Emerging TFET Technologies","publication_year":2020,"publication_date":"2020-05-18","ids":{"openalex":"https://openalex.org/W3026655801","doi":"https://doi.org/10.1145/3381857","mag":"3026655801"},"language":"en","primary_location":{"id":"doi:10.1145/3381857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3381857","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/135122","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058531522","display_name":"Ignacio M. Delgado-Lozano","orcid":"https://orcid.org/0000-0002-0003-3318"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"I. M. Delgado-Lozano","raw_affiliation_strings":["Tampere University, Tampere, Finland"],"raw_orcid":"https://orcid.org/0000-0002-0003-3318","affiliations":[{"raw_affiliation_string":"Tampere University, Tampere, Finland","institution_ids":["https://openalex.org/I166825849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043725292","display_name":"Erica Tena\u2010S\u00e1nchez","orcid":"https://orcid.org/0000-0002-8905-5715"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Tena-S\u00e1nchez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), CSIC/Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), CSIC/Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. N\u00fa\u00f1ez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), CSIC/Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), CSIC/Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073626271","display_name":"Antonio J. Acosta","orcid":"https://orcid.org/0000-0002-7934-9162"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. J. Acosta","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), CSIC/Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (IMSE-CNM), CSIC/Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4021,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70090886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"16","issue":"3","first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.560560405254364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.521773636341095},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.507871687412262},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4713834226131439},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46128031611442566},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4276782274246216},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4263218343257904},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40930289030075073},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3876016139984131},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3435615301132202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.284088134765625},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17490366101264954}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.560560405254364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.521773636341095},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.507871687412262},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4713834226131439},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46128031611442566},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4276782274246216},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4263218343257904},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40930289030075073},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3876016139984131},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3435615301132202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.284088134765625},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17490366101264954},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/3381857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3381857","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},{"id":"pmh:oai:digital.csic.es:10261/227198","is_oa":false,"landing_page_url":"http://hdl.handle.net/10261/227198","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"art\u00edculo"},{"id":"pmh:oai:idus.us.es:11441/135122","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/135122","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:trepo.tuni.fi:10024/217052","is_oa":false,"landing_page_url":"https://trepo.tuni.fi/handle/10024/217052","pdf_url":null,"source":{"id":"https://openalex.org/S4306401860","display_name":"Tampere University Institutional Repository (Tampere University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I150589677","host_organization_name":"Tampere University of Applied Sciences","host_organization_lineage":["https://openalex.org/I150589677"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"acceptedVersion"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/135122","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/135122","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W17122945","https://openalex.org/W94555986","https://openalex.org/W1018711873","https://openalex.org/W1550842947","https://openalex.org/W1592625985","https://openalex.org/W1595334710","https://openalex.org/W1602420333","https://openalex.org/W1613874182","https://openalex.org/W1996637381","https://openalex.org/W2022912470","https://openalex.org/W2028467584","https://openalex.org/W2038244154","https://openalex.org/W2068028694","https://openalex.org/W2075544465","https://openalex.org/W2075586275","https://openalex.org/W2091604856","https://openalex.org/W2093950219","https://openalex.org/W2096094378","https://openalex.org/W2108742901","https://openalex.org/W2108782258","https://openalex.org/W2108880814","https://openalex.org/W2132378231","https://openalex.org/W2133198962","https://openalex.org/W2135407913","https://openalex.org/W2138343965","https://openalex.org/W2144630005","https://openalex.org/W2154909745","https://openalex.org/W2158457572","https://openalex.org/W2243278449","https://openalex.org/W2289218694","https://openalex.org/W2343807391","https://openalex.org/W2489833118","https://openalex.org/W2523737168","https://openalex.org/W2533460176","https://openalex.org/W2597863352","https://openalex.org/W2609486476","https://openalex.org/W2676406993","https://openalex.org/W2902445356","https://openalex.org/W2939583384","https://openalex.org/W2952721922","https://openalex.org/W4231098049","https://openalex.org/W4241054193","https://openalex.org/W4254799678"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2002978035","https://openalex.org/W2961779879","https://openalex.org/W3014521742","https://openalex.org/W2170979950"],"abstract_inverted_index":{"The":[0],"design":[1],"of":[2,35,38,98,147,183,198],"near":[3],"future":[4,179],"cryptocircuits":[5,180],"will":[6],"require":[7],"greater":[8],"performance":[9,103],"characteristics":[10],"in":[11,16,93,181,195],"order":[12],"to":[13,57,153],"be":[14],"implemented":[15],"devices":[17],"with":[18,42,121,151,163,190],"very":[19],"limited":[20],"resources":[21,77],"for":[22,79,115,178],"secure":[23],"applications.":[24],"Considering":[25],"the":[26,62,76,80,94,102,106,175],"security":[27,63,107,148,194],"against":[28],"differential":[29],"power":[30,185],"side-channel":[31],"attacks":[32,114],"(DPA),":[33],"explorations":[34],"different":[36],"implementations":[37],"dual-precharge":[39,85],"logic":[40,86],"gates":[41],"advanced":[43],"and":[44,50,74,91,104,129,133,136,149,193],"emerging":[45],"technologies,":[46],"using":[47],"nanometric":[48],"FinFET":[49,159],"Tunnel":[51,138],"FET":[52],"transistors,":[53],"are":[54],"proposed":[55],"aiming":[56],"maintain":[58],"or":[59],"even":[60],"improve":[61],"levels":[64],"obtained":[65],"by":[66],"current":[67,154],"Metal-Oxide":[68],"Semiconductor":[69],"Field-Effect":[70],"Transistor":[71,124,141],"(MOSFET)":[72],"technologies":[73],"reducing":[75],"needed":[78],"implementations.":[81],"As":[82],"case":[83],"study,":[84],"primitives":[87],"have":[88],"been":[89],"designed":[90],"included":[92],"4-bit":[95],"substitution":[96],"box":[97],"PRIDE":[99],"algorithm,":[100],"measuring":[101],"evaluating":[105],"through":[108],"simulation-based":[109],"Differential":[110],"Power":[111],"Analysis":[112],"(DPA)":[113],"each":[116],"implementation.":[117],"Extensive":[118],"electrical":[119],"simulations":[120],"predictive":[122],"Predictive":[123],"model":[125],"on":[126],"scaled":[127],"16nm":[128,132],"22nm":[130],"MOSFET,":[131],"20nm":[134,137],"FinFET,":[135],"Field":[139],"Effect":[140],"(TFET)":[142],"demonstrate":[143],"a":[144,164],"clear":[145],"evolution":[146],"performances":[150],"respect":[152],"90nm":[155],"MOSFET":[156],"implementations,":[157],"providing":[158],"as":[160],"fastest":[161],"solutions":[162],"delay":[165],"3.7":[166],"times":[167,188],"better":[168],"than":[169],"conventional":[170,191],"proposals,":[171],"but":[172],"TFET":[173],"being":[174],"best":[176],"candidate":[177],"terms":[182],"average":[184],"consumption":[186],"(x0.02":[187],"compared":[189],"technologies)":[192],"some":[196],"orders":[197],"magnitude.":[199]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2020-05-29T00:00:00"}