{"id":"https://openalex.org/W4235917782","doi":"https://doi.org/10.1145/3380536","title":"Proceedings of the Eleventh International Workshop on Programming Models and Applications for Multicores and Manycores","display_name":"Proceedings of the Eleventh International Workshop on Programming Models and Applications for Multicores and Manycores","publication_year":2020,"publication_date":"2020-02-19","ids":{"openalex":"https://openalex.org/W4235917782","doi":"https://doi.org/10.1145/3380536"},"language":"en","primary_location":{"id":"doi:10.1145/3380536","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3380536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"},"type":"paratext","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":true,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9695000052452087,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8578928709030151},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6439380645751953},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.617584228515625},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6064463257789612},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5932786464691162},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.5043889284133911},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4257441759109497},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4238613545894623},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.381372332572937},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.337182879447937},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24903163313865662},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23845979571342468}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8578928709030151},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6439380645751953},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.617584228515625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6064463257789612},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5932786464691162},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.5043889284133911},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4257441759109497},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4238613545894623},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.381372332572937},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.337182879447937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24903163313865662},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23845979571342468}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3380536","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3380536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"proceedings"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2290179447","https://openalex.org/W2337418885","https://openalex.org/W4207012101","https://openalex.org/W2022477927","https://openalex.org/W3139889547","https://openalex.org/W2123859627","https://openalex.org/W2376113834","https://openalex.org/W1993010599","https://openalex.org/W2061075966","https://openalex.org/W2147122795"],"abstract_inverted_index":{"Cache":[0],"coherence":[1],"in":[2],"modern":[3],"computer":[4],"architectures":[5],"enables":[6],"easier":[7],"programming":[8],"by":[9,27],"sharing":[10],"data":[11],"across":[12],"multiple":[13],"processors.":[14],"Unfortunately,":[15],"it":[16],"can":[17],"also":[18],"limit":[19],"scalability":[20],"due":[21],"to":[22],"cache":[23],"coherency":[24],"traffic":[25],"initiated":[26],"competing":[28],"memory":[29],"accesses.":[30],"Rack-scale":[31],"...":[32]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}