{"id":"https://openalex.org/W3043387812","doi":"https://doi.org/10.1145/3379933","title":"Runtime Design Space Exploration and Mapping of DCNNs for the Ultra-Low-Power Orlando SoC","display_name":"Runtime Design Space Exploration and Mapping of DCNNs for the Ultra-Low-Power Orlando SoC","publication_year":2020,"publication_date":"2020-05-29","ids":{"openalex":"https://openalex.org/W3043387812","doi":"https://doi.org/10.1145/3379933","mag":"3043387812"},"language":"en","primary_location":{"id":"doi:10.1145/3379933","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3379933","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3379933","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3379933","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102843319","display_name":"Ahmet Erdem","orcid":"https://orcid.org/0000-0001-5140-6463"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Ahmet Erdem","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051694054","display_name":"Thomas Boesch","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Boesch","raw_affiliation_strings":["STMicroelectronics, Geneva, Switzerland"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Geneva, Switzerland","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057121109","display_name":"Andrea Carlo Ornstein","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andrea Carlo Ornstein","raw_affiliation_strings":["STMicroelectronics, Geneva, Switzerland"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Geneva, Switzerland","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039083720","display_name":"Surinder-Pal Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Surinder-Pal Singh","raw_affiliation_strings":["STMicroelectronics, Geneva, Switzerland"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Geneva, Switzerland","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047102959","display_name":"Giuseppe Desoli","orcid":"https://orcid.org/0000-0002-3901-0770"},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giuseppe Desoli","raw_affiliation_strings":["STMicroelectronics, Geneva, Switzerland"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Geneva, Switzerland","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5102843319"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.41712754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"17","issue":"2","first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8768727779388428},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8016989231109619},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.7037721872329712},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6282891035079956},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5532370805740356},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48685258626937866},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4807721972465515},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46096158027648926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4395713806152344},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.42766281962394714},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.347176730632782},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29367899894714355},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24203169345855713},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13220304250717163}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8768727779388428},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8016989231109619},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.7037721872329712},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6282891035079956},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5532370805740356},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48685258626937866},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4807721972465515},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46096158027648926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4395713806152344},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.42766281962394714},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.347176730632782},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29367899894714355},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24203169345855713},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13220304250717163},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3379933","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3379933","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3379933","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1146019","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1146019","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1145/3379933","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3379933","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3379933","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3043387812.pdf","grobid_xml":"https://content.openalex.org/works/W3043387812.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1801710398","https://openalex.org/W2048266589","https://openalex.org/W2094756095","https://openalex.org/W2097117768","https://openalex.org/W2163605009","https://openalex.org/W2290132443","https://openalex.org/W2513568085","https://openalex.org/W2570343428","https://openalex.org/W2594836184","https://openalex.org/W2605347906","https://openalex.org/W2612076670","https://openalex.org/W2625954420","https://openalex.org/W2727238169","https://openalex.org/W2765815218","https://openalex.org/W2790925711","https://openalex.org/W2798317693","https://openalex.org/W2888782256","https://openalex.org/W2911491685","https://openalex.org/W2935331687","https://openalex.org/W2941583287","https://openalex.org/W2949650786","https://openalex.org/W2964299589","https://openalex.org/W4237791078","https://openalex.org/W4242577057"],"related_works":["https://openalex.org/W2111062328","https://openalex.org/W1994609733","https://openalex.org/W2075808029","https://openalex.org/W2108386578","https://openalex.org/W1572417577","https://openalex.org/W1979259943","https://openalex.org/W3139655666","https://openalex.org/W2000001288","https://openalex.org/W2118185763","https://openalex.org/W1550409889"],"abstract_inverted_index":{"Recent":[0],"trends":[1],"in":[2,107,121],"deep":[3],"convolutional":[4,36,63,112],"neural":[5],"networks":[6],"(DCNNs)":[7],"impose":[8],"hardware":[9],"accelerators":[10,64,82],"as":[11],"a":[12,95],"viable":[13],"solution":[14],"for":[15,76,84,103,133],"computer":[16],"vision":[17],"and":[18,41,83,100,114,130,141],"speech":[19],"recognition.":[20],"The":[21,51],"Orlando":[22,56,135],"SoC":[23],"architecture":[24,136],"from":[25],"STMicroelectronics":[26],"targets":[27],"exactly":[28],"this":[29,91],"class":[30],"of":[31,49,54,109,123],"problems":[32],"by":[33],"integrating":[34],"hardware-accelerated":[35],"blocks":[37],"together":[38],"with":[39],"DSPs":[40],"on-chip":[42,87,110],"memory":[43],"resources":[44,88],"to":[45,59,68,80],"enable":[46],"energy-efficient":[47],"designs":[48],"DCNNs.":[50],"main":[52],"advantage":[53],"the":[55,78,81,86,134,138],"platform":[57],"is":[58],"have":[60],"runtime":[61,96,104],"configurable":[62],"that":[65],"can":[66],"adapt":[67],"different":[69],"DCNN":[70],"workloads.":[71],"This":[72],"opens":[73],"new":[74],"challenges":[75],"mapping":[77,101,128,137],"computation":[79],"managing":[85],"efficiently.":[89],"In":[90],"work,":[92],"we":[93],"propose":[94],"design":[97],"space":[98],"exploration":[99],"methodology":[102],"resource":[105],"management":[106],"terms":[108,122],"memory,":[111],"accelerators,":[113],"external":[115],"bandwidth.":[116],"Experimental":[117],"results":[118],"are":[119],"reported":[120],"power/performance":[124],"scalability,":[125],"Pareto":[126],"analysis,":[127],"adaptivity,":[129],"accelerator":[131],"utilization":[132],"VGG-16,":[139],"Tiny-Yolo(v2),":[140],"MobileNet":[142],"topologies.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2020-07-23T00:00:00"}