{"id":"https://openalex.org/W3093981735","doi":"https://doi.org/10.1145/3379337.3415860","title":"Polymorphic Blocks: Unifying High-level Specification and Low-level Control for Circuit Board Design","display_name":"Polymorphic Blocks: Unifying High-level Specification and Low-level Control for Circuit Board Design","publication_year":2020,"publication_date":"2020-10-16","ids":{"openalex":"https://openalex.org/W3093981735","doi":"https://doi.org/10.1145/3379337.3415860","mag":"3093981735"},"language":"en","primary_location":{"id":"doi:10.1145/3379337.3415860","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3379337.3415860","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3379337.3415860","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 33rd Annual ACM Symposium on User Interface Software and Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3379337.3415860","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023480510","display_name":"Richard J. Lin","orcid":"https://orcid.org/0000-0002-0834-7880"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Richard Lin","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100729631","display_name":"Rohit Ramesh","orcid":"https://orcid.org/0000-0001-5708-9964"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rohit Ramesh","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048744941","display_name":"Connie Chi","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Connie Chi","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102376479","display_name":"Nikhil Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikhil Jain","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045264142","display_name":"Ryan Nuqui","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Nuqui","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035987149","display_name":"Prabal Dutta","orcid":"https://orcid.org/0000-0003-4106-9138"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prabal Dutta","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084965768","display_name":"Bj\u00f6rn Hartmann","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bj\u00f6rn Hartmann","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5023480510"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.1786,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78358945,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"529","last_page":"540"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6100438237190247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.608590841293335},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5178373456001282},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.4163423776626587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23171421885490417},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08176639676094055},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07983511686325073}],"concepts":[{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6100438237190247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.608590841293335},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5178373456001282},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4163423776626587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23171421885490417},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08176639676094055},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07983511686325073}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3379337.3415860","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3379337.3415860","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3379337.3415860","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 33rd Annual ACM Symposium on User Interface Software and Technology","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3379337.3415860","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3379337.3415860","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3379337.3415860","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 33rd Annual ACM Symposium on User Interface Software and Technology","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1006881031","display_name":null,"funder_award_id":"CONIX","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G4170197252","display_name":"Synergy: Collaborative: CPS-Security: End-to-End Security for the Internet of Things","funder_award_id":"1505773","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8036068112","display_name":"Synergy: Collaborative: CPS-Security: End-to-End Security for the Internet of Things","funder_award_id":"1822332","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3093981735.pdf","grobid_xml":"https://content.openalex.org/works/W3093981735.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W94299010","https://openalex.org/W635430946","https://openalex.org/W654216708","https://openalex.org/W1982500521","https://openalex.org/W1999357165","https://openalex.org/W2055606474","https://openalex.org/W2061586792","https://openalex.org/W2277583926","https://openalex.org/W2535451242","https://openalex.org/W2621471680","https://openalex.org/W2765184149","https://openalex.org/W2765259813","https://openalex.org/W2765712074","https://openalex.org/W2766814173","https://openalex.org/W2771610171","https://openalex.org/W2897525735","https://openalex.org/W2940939137","https://openalex.org/W2940998317","https://openalex.org/W2941059986","https://openalex.org/W2942099991","https://openalex.org/W3017640030","https://openalex.org/W4236504040","https://openalex.org/W4240172596","https://openalex.org/W4253661046"],"related_works":["https://openalex.org/W2156420848","https://openalex.org/W2085879890","https://openalex.org/W2042762783","https://openalex.org/W2511661872","https://openalex.org/W3206586607","https://openalex.org/W413444773","https://openalex.org/W2269990635","https://openalex.org/W2058369727","https://openalex.org/W2085480040","https://openalex.org/W2587250745"],"abstract_inverted_index":{"Mainstream":[0],"board-level":[1],"circuit":[2],"design":[3,11],"tools":[4,19],"work":[5],"at":[6,29,54],"the":[7,30,33,70,96,107,120,126,138],"lowest":[8],"level":[9],"of":[10,24,32,57,98,110],"---":[12],"schematics":[13],"and":[14,65,85,90,100,131,136,147],"individual":[15],"components.":[16],"While":[17],"novel":[18],"experiment":[20],"with":[21,75,144,156],"higher":[22],"levels":[23,56],"design,":[25,122],"abstraction":[26,58],"often":[27],"comes":[28],"expense":[31],"fine-grained":[34],"control":[35],"afforded":[36],"by":[37],"low-level":[38],"tools.":[39],"In":[40],"this":[41],"work,":[42],"we":[43],"propose":[44],"a":[45],"hardware":[46],"description":[47],"language":[48],"(HDL)":[49],"approach":[50,94],"that":[51],"supports":[52],"users":[53],"multiple":[55],"from":[59,102,150],"broad":[60],"system":[61,121],"architecture":[62],"to":[63,77,134],"subcircuits":[64],"component":[66],"selection.":[67],"We":[68,118],"extend":[69],"familiar":[71],"hierarchical":[72],"block":[73,127],"diagram":[74,128],"polymorphism":[76],"include":[78],"abstract-typed":[79],"blocks":[80],"(e.g.,":[81],"generic":[82],"resistor":[83],"supertype)":[84],"electronics":[86,111],"modeling":[87],"(i.e.,":[88],"currents":[89],"voltages).":[91],"Such":[92],"an":[93],"brings":[95],"advantages":[97],"reusability":[99],"encapsulation":[101],"object-oriented":[103],"programming,":[104],"while":[105],"addressing":[106],"unique":[108],"needs":[109],"designers":[112],"such":[113],"as":[114],"physical":[115],"correctness":[116],"verification.":[117],"discuss":[119],"including":[123],"fundamental":[124],"abstractions,":[125],"construction":[129],"HDL,":[130],"user":[132],"interfaces":[133],"inspect":[135],"fine-tune":[137],"design;":[139],"demonstrate":[140],"example":[141],"designs":[142],"built":[143],"our":[145,157],"system;":[146],"present":[148],"feedback":[149],"intermediate-level":[151],"engineers":[152],"who":[153],"have":[154],"worked":[155],"system.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}