{"id":"https://openalex.org/W3031127412","doi":"https://doi.org/10.1145/3378678.3391874","title":"Data-layout optimization based on memory-access-pattern analysis for source-code performance improvement","display_name":"Data-layout optimization based on memory-access-pattern analysis for source-code performance improvement","publication_year":2020,"publication_date":"2020-05-25","ids":{"openalex":"https://openalex.org/W3031127412","doi":"https://doi.org/10.1145/3378678.3391874","mag":"3031127412"},"language":"en","primary_location":{"id":"doi:10.1145/3378678.3391874","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3378678.3391874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23th International Workshop on Software and Compilers for Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://cea.hal.science/cea-04505334","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079944859","display_name":"Riyane Sid Lakhdar","orcid":null},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Riyane Sid Lakhdar","raw_affiliation_strings":["Univ Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074051956","display_name":"Henri\u2010Pierre Charles","orcid":"https://orcid.org/0000-0002-0119-0446"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Henri-Pierre Charles","raw_affiliation_strings":["Univ Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090261822","display_name":"Maha Kooli","orcid":"https://orcid.org/0000-0003-3594-8371"},"institutions":[{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Maha Kooli","raw_affiliation_strings":["Univ Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Univ Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079944859"],"corresponding_institution_ids":["https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.4716,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58369764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8882836699485779},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6409225463867188},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5932608842849731},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.543387234210968},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5262842774391174},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.48669105768203735},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4723823070526123},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4610558748245239},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.43775051832199097},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4156489074230194},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.38150691986083984},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3643321990966797},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3634326457977295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3523179888725281},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2925037145614624},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23497998714447021}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8882836699485779},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6409225463867188},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5932608842849731},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.543387234210968},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5262842774391174},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.48669105768203735},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4723823070526123},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4610558748245239},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.43775051832199097},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4156489074230194},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.38150691986083984},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3643321990966797},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3634326457977295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3523179888725281},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2925037145614624},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23497998714447021},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3378678.3391874","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3378678.3391874","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23th International Workshop on Software and Compilers for Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:cea-04505334v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-04505334","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"SCOPES 2020 - 23rd International Workshop on Software and Compilers for Embedded Systems, May 2020, Sankt Goar, Germany. ⟨10.1145/3378678.3391874⟩","raw_type":"Conference papers"}],"best_oa_location":{"id":"pmh:oai:HAL:cea-04505334v1","is_oa":true,"landing_page_url":"https://cea.hal.science/cea-04505334","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"SCOPES 2020 - 23rd International Workshop on Software and Compilers for Embedded Systems, May 2020, Sankt Goar, Germany. ⟨10.1145/3378678.3391874⟩","raw_type":"Conference papers"},"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W149226439","https://openalex.org/W1598202309","https://openalex.org/W1973479450","https://openalex.org/W1985255904","https://openalex.org/W1997533861","https://openalex.org/W2086329118","https://openalex.org/W2103657804","https://openalex.org/W2129572801","https://openalex.org/W2130007585","https://openalex.org/W2158327022","https://openalex.org/W2162168771","https://openalex.org/W2291372353","https://openalex.org/W2409383584","https://openalex.org/W2416669946","https://openalex.org/W2612449038","https://openalex.org/W2891116209","https://openalex.org/W2911593804","https://openalex.org/W2912760402","https://openalex.org/W2962717918","https://openalex.org/W2990151211","https://openalex.org/W3103937600","https://openalex.org/W3149644440"],"related_works":["https://openalex.org/W381925641","https://openalex.org/W59438603","https://openalex.org/W2538455664","https://openalex.org/W4213139332","https://openalex.org/W2361336628","https://openalex.org/W4240065621","https://openalex.org/W4249818182","https://openalex.org/W2811273125","https://openalex.org/W4386511892","https://openalex.org/W2400156379"],"abstract_inverted_index":{"With":[0],"the":[1,5,9,30,40,54,65,95,132],"rising":[2],"impact":[3],"of":[4,129],"memory":[6],"wall,":[7],"selecting":[8],"adequate":[10],"data-structure":[11],"implementation":[12,38,58],"for":[13,49,59],"a":[14,19,25,50,77,112],"given":[15,51],"kernel":[16],"has":[17],"become":[18],"performance-critical":[20],"issue.":[21],"This":[22],"paper":[23],"presents":[24],"new":[26],"methodology":[27],"to":[28,39,73,109,116],"solve":[29],"data-layout":[31,57],"decision":[32],"problem":[33],"by":[34,63],"adapting":[35],"an":[36,105,119,123],"input":[37,52],"host":[41],"hardware-memory":[42],"hierarchy.":[43],"The":[44,68],"proposed":[45,69],"method":[46,70,92],"automatically":[47],"identifies,":[48],"software,":[53],"most":[55],"performing":[56],"each":[60],"selected":[61],"variable":[62],"analyzing":[64],"memory-access":[66],"pattern.":[67],"is":[71],"designed":[72],"be":[74],"embedded":[75],"within":[76],"general-purpose":[78],"compiler.":[79],"Experiments":[80],"on":[81,118],"PolybenchC":[82],"benchmark,":[83],"recursive-bilateral":[84],"filter":[85],"and":[86,111],"jpeg-compression":[87],"kernels,":[88],"show":[89],"that":[90],"our":[91],"accurately":[93],"determines":[94],"optimized":[96,101],"data":[97],"structure":[98],"implementation.":[99],"These":[100],"implementations":[102],"allow":[103],"reaching":[104],"execution-time":[106],"speed-up":[107],"up":[108,115],"48.9X":[110],"L3-miss":[113],"reduction":[114],"98.1X,":[117],"X86":[120],"processor":[121],"implementing":[122],"Intel":[124],"Xeon":[125],"with":[126],"three":[127],"levels":[128],"data-caches":[130],"using":[131],"least":[133],"recently":[134],"used":[135],"cache-replacement":[136],"policy.":[137]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}