{"id":"https://openalex.org/W3034300466","doi":"https://doi.org/10.1145/3377551","title":"Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems","display_name":"Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems","publication_year":2020,"publication_date":"2020-02-03","ids":{"openalex":"https://openalex.org/W3034300466","doi":"https://doi.org/10.1145/3377551","mag":"3034300466"},"language":"en","primary_location":{"id":"doi:10.1145/3377551","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3377551","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080499552","display_name":"Chak-Wa Pui","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chak-Wa Pui","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Evangeline F. Y. Young","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.257,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.52046633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"25","issue":"2","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.874115526676178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8026117086410522},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.6229226589202881},{"id":"https://openalex.org/keywords/lagrangian-relaxation","display_name":"Lagrangian relaxation","score":0.6021134257316589},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5451341271400452},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5148503184318542},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.51358962059021},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39227157831192017},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36761921644210815},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32545357942581177},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2814800441265106},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1106366515159607}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.874115526676178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8026117086410522},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.6229226589202881},{"id":"https://openalex.org/C91765299","wikidata":"https://www.wikidata.org/wiki/Q3424292","display_name":"Lagrangian relaxation","level":2,"score":0.6021134257316589},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5451341271400452},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5148503184318542},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.51358962059021},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39227157831192017},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36761921644210815},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32545357942581177},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2814800441265106},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1106366515159607},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3377551","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3377551","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W288065879","https://openalex.org/W1992578807","https://openalex.org/W2054922540","https://openalex.org/W2067247067","https://openalex.org/W2068041061","https://openalex.org/W2075490772","https://openalex.org/W2108795346","https://openalex.org/W2131729827","https://openalex.org/W2135197936","https://openalex.org/W2148658001","https://openalex.org/W2261042505","https://openalex.org/W2328615082","https://openalex.org/W2584883722","https://openalex.org/W2585649541","https://openalex.org/W2607715616","https://openalex.org/W2770762651","https://openalex.org/W2793619867","https://openalex.org/W2899799513","https://openalex.org/W4231119589"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W4318684556","https://openalex.org/W1998182654","https://openalex.org/W2258948885","https://openalex.org/W181065026","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W2014165129","https://openalex.org/W2367348190","https://openalex.org/W594316872"],"abstract_inverted_index":{"<?tight?>To":[0],"increase":[1,206],"the":[2,31,35,45,53,63,83,111,119,127,141,149,162,181,196,202,209],"resource":[3],"utilization":[4],"in":[5,72],"multi-FPGA":[6,74],"(field-programmable":[7],"gate":[8],"array)":[9],"systems,":[10,75],"time-division":[11],"multiplexing":[12],"(TDM)":[13],"is":[14,106,123,136],"a":[15,21,56,95,132],"widely":[16],"used":[17,108],"technique":[18],"to":[19,61,81,109,138,161,180],"accommodate":[20],"large":[22],"number":[23],"of":[24,48,55,86,114,201],"inter-FPGA":[25,36,87,193],"signals.":[26],"However,":[27],"with":[28,175,190],"this":[29,59],"technique,":[30],"delay":[32],"imposed":[33],"by":[34],"connections":[37],"becomes":[38,212],"significant.":[39],"Previous":[40],"research":[41],"has":[42],"shown":[43],"that":[44,118,168],"TDM":[46,84,112,142],"ratios":[47,85],"signals":[49],"can":[50,171],"greatly":[51],"affect":[52],"performance":[54],"system.":[57],"In":[58],"article,":[60],"minimize":[62],"system":[64],"clock":[65],"period":[66],"and":[67,125,198],"support":[68],"more":[69],"practical":[70],"constraints":[71,128],"modern":[73],"we":[76,146],"propose":[77],"an":[78],"analytical":[79],"framework":[80,170,186],"optimize":[82,140],"nets.":[88],"A":[89,101],"Lagrangian":[90],"relaxation-based":[91],"method":[92],"first":[93],"gives":[94],"continuous":[96],"result":[97],"under":[98],"relaxed":[99],"constraints.":[100],"binary":[102],"search--based":[103],"discretization":[104],"algorithm":[105],"then":[107],"assign":[110],"ratio":[113],"each":[115],"net":[116],"such":[117],"resulting":[120],"maximum":[121],"displacement":[122],"optimal":[124,163],"all":[126],"are":[129],"satisfied.":[130],"Finally,":[131],"swapping-based":[133],"post":[134],"refinement":[135],"performed":[137],"further":[139],"ratios.":[143],"For":[144],"comparison,":[145],"also":[147],"solve":[148],"problem":[150],"using":[151],"linear":[152],"programming":[153],"(LP)--based":[154],"methods,":[155],"which":[156],"have":[157],"guaranteed":[158],"error":[159],"bounds":[160],"solutions.":[164],"Experimental":[165],"results":[166],"show":[167],"our":[169,185],"achieve":[172],"similar":[173],"quality":[174],"much":[176],"shorter":[177],"runtime":[178,197],"compared":[179],"LP-based":[182,203],"methods.":[183],"Moreover,":[184],"scales":[187],"for":[188],"designs":[189],"over":[191],"45,000":[192],"nets":[194],"while":[195],"memory":[199],"usage":[200],"methods":[204],"will":[205],"dramatically":[207],"as":[208],"design":[210],"scale":[211],"larger.":[213]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}