{"id":"https://openalex.org/W3009122457","doi":"https://doi.org/10.1145/3375459","title":"In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects","display_name":"In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects","publication_year":2020,"publication_date":"2020-01-30","ids":{"openalex":"https://openalex.org/W3009122457","doi":"https://doi.org/10.1145/3375459","mag":"3009122457"},"language":"en","primary_location":{"id":"doi:10.1145/3375459","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3375459","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037198657","display_name":"Alexandra Kourfali","orcid":"https://orcid.org/0000-0003-3430-1007"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Alexandra Kourfali","raw_affiliation_strings":["Ghent University, Belgium"],"raw_orcid":"https://orcid.org/0000-0003-3430-1007","affiliations":[{"raw_affiliation_string":"Ghent University, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2801227569"],"apc_list":null,"apc_paid":null,"fwci":0.9098,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70308578,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"13","issue":"1","first_page":"1","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9237998127937317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8588149547576904},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8265316486358643},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.7059762477874756},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.68653404712677},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.640113353729248},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6044082641601562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6004533171653748},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.528431236743927},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5258551239967346},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.4610229432582855},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4563167989253998},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.17933085560798645},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12885460257530212},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11988857388496399},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07354468107223511}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9237998127937317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8588149547576904},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8265316486358643},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.7059762477874756},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.68653404712677},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.640113353729248},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6044082641601562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6004533171653748},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.528431236743927},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5258551239967346},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.4610229432582855},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4563167989253998},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.17933085560798645},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12885460257530212},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11988857388496399},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07354468107223511},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3375459","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3375459","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:8700999","is_oa":false,"landing_page_url":"https://biblio.ugent.be/publication/8700999","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[{"id":"https://openalex.org/G2745867985","display_name":null,"funder_award_id":"671653","funder_id":"https://openalex.org/F4320335254","funder_display_name":"Horizon 2020"},{"id":"https://openalex.org/G6527945561","display_name":null,"funder_award_id":"671653","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320335254","display_name":"Horizon 2020","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1570833211","https://openalex.org/W1600324942","https://openalex.org/W1976150142","https://openalex.org/W1990780443","https://openalex.org/W2005275470","https://openalex.org/W2005602803","https://openalex.org/W2012262513","https://openalex.org/W2025907248","https://openalex.org/W2044605272","https://openalex.org/W2048944807","https://openalex.org/W2073321629","https://openalex.org/W2085780923","https://openalex.org/W2089535877","https://openalex.org/W2102172561","https://openalex.org/W2113050402","https://openalex.org/W2124766622","https://openalex.org/W2133301618","https://openalex.org/W2134054737","https://openalex.org/W2141207024","https://openalex.org/W2141261568","https://openalex.org/W2142295179","https://openalex.org/W2148677962","https://openalex.org/W2151591582","https://openalex.org/W2155417261","https://openalex.org/W2159004509","https://openalex.org/W2160367103","https://openalex.org/W2168040632","https://openalex.org/W2284193196","https://openalex.org/W2345908052","https://openalex.org/W2462602312","https://openalex.org/W2527867756","https://openalex.org/W2603281976","https://openalex.org/W2614197249","https://openalex.org/W2904651897","https://openalex.org/W2925002129","https://openalex.org/W4242846970","https://openalex.org/W4252485253","https://openalex.org/W4254778745"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2387706296","https://openalex.org/W2347893649"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"a":[3,41,93],"novel":[4],"method":[5,87],"for":[6],"in-circuit":[7],"debugging":[8,19,45,62],"on":[9],"FPGAs":[10],"is":[11],"introduced":[12,72],"that":[13,73,76],"allows":[14,29],"the":[15,23,30,33,36,54,61,83,86,102],"insertion":[16],"of":[17,25,32,44,85],"low-overhead":[18],"infrastructure":[20,38],"by":[21],"exploiting":[22],"technique":[24],"parameterized":[26],"configurations.":[27],"This":[28],"parameterization":[31],"LUTs":[34],"and":[35,58,64,90,98,101,108,110],"routing":[37],"to":[39,49,52,59],"create":[40],"virtual":[42],"network":[43],"multiplexers.":[46],"It":[47],"aims":[48],"facilitate":[50],"debugging,":[51],"increase":[53],"internal":[55,105],"signal":[56,106],"observability,":[57],"reduce":[60],"(area":[63],"reconfiguration)":[65],"overhead.":[66],"Signal":[67],"ranking":[68],"techniques":[69],"are":[70,88,113],"also":[71,114],"classify":[74],"signals":[75],"can":[77],"be":[78],"traced":[79],"during":[80],"debug.":[81],"Finally,":[82],"results":[84,100],"presented":[89],"compared":[91],"with":[92],"commercial":[94],"tool.":[95],"The":[96],"area":[97,109],"time":[99],"tradeoffs":[103],"between":[104],"observability":[107],"reconfiguration":[111],"overhead":[112],"explored.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}