{"id":"https://openalex.org/W3013148820","doi":"https://doi.org/10.1145/3373509.3373588","title":"Software Design of Hardware-in-the-loop Simulation System Based on RapidIO","display_name":"Software Design of Hardware-in-the-loop Simulation System Based on RapidIO","publication_year":2019,"publication_date":"2019-10-23","ids":{"openalex":"https://openalex.org/W3013148820","doi":"https://doi.org/10.1145/3373509.3373588","mag":"3013148820"},"language":"en","primary_location":{"id":"doi:10.1145/3373509.3373588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373509.3373588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 8th International Conference on Computing and Pattern Recognition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101460335","display_name":"Xuwen Li","orcid":"https://orcid.org/0000-0002-3510-5908"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xuwen Li","raw_affiliation_strings":["Beijing University of Technology, College of Life Science and Bioengineering, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, College of Life Science and Bioengineering, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101600890","display_name":"Jiashun Hu","orcid":"https://orcid.org/0000-0003-0779-116X"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiashun Hu","raw_affiliation_strings":["Beijing University of Technology, Department of Informatics, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, Department of Informatics, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030250399","display_name":"Xuegang Wu","orcid":"https://orcid.org/0000-0003-2482-3688"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuegang Wu","raw_affiliation_strings":["Beijing University of Technology, Information Department, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, Information Department, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100694044","display_name":"Qiang Wu","orcid":"https://orcid.org/0000-0003-0655-0479"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Wu","raw_affiliation_strings":["Beijing University of Technology, Information Department, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, Information Department, Beijing, China","institution_ids":["https://openalex.org/I37796252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101460335"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.23130082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"471","last_page":"475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.7748781442642212},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7746537923812866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.751311182975769},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.7388038039207458},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6050082445144653},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5758922100067139},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5324099063873291},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4932176470756531},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4199387729167938},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3396233320236206},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.27805519104003906}],"concepts":[{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.7748781442642212},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7746537923812866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.751311182975769},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.7388038039207458},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6050082445144653},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5758922100067139},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5324099063873291},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4932176470756531},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4199387729167938},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3396233320236206},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27805519104003906},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3373509.3373588","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373509.3373588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2019 8th International Conference on Computing and Pattern Recognition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1981249202","https://openalex.org/W2065534675","https://openalex.org/W2412799463","https://openalex.org/W2605178811","https://openalex.org/W2618478179"],"related_works":["https://openalex.org/W2368672678","https://openalex.org/W2370626080","https://openalex.org/W2965111880","https://openalex.org/W3135214639","https://openalex.org/W3013926380","https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802"],"abstract_inverted_index":{"At":[0],"present,":[1],"Rapid":[2,74,102],"IO":[3,103],"has":[4,33,48],"been":[5],"widely":[6],"used":[7],"in":[8,52,150],"embedded":[9,26,70],"platforms":[10],"due":[11],"to":[12,65,80],"its":[13],"high":[14],"transmission":[15,19],"efficiency":[16],"and":[17,44,61,108,121,139,145],"low":[18],"delay,":[20],"making":[21],"the":[22,25,34,53,56,69,87,93,118,125,128],"software":[23],"of":[24,36,101,117,124,131,147],"platform":[27],"a":[28,82],"new":[29],"speed.":[30],"Windows":[31],"system":[32],"advantages":[35],"friendly":[37],"interface,":[38],"wide":[39],"user":[40],"base,":[41],"easy":[42],"maintenance":[43],"upgrade,":[45],"etc.,":[46],"which":[47,76],"received":[49],"extensive":[50],"attention":[51],"industry,":[54],"but":[55],"real-time":[57,106],"performance":[58],"is":[59,63,96,112],"poor":[60],"it":[62,78],"impossible":[64,79],"directly":[66,72],"communicate":[67],"with":[68],"processor":[71],"through":[73],"IO,":[75],"makes":[77],"become":[81],"semi-physical":[83],"simulation":[84],"system.":[85],"Therefore,":[86],"TSI721":[88],"driver":[89,133],"development":[90,119],"based":[91],"on":[92],"RTX":[94,105,132,140],"environment":[95],"designed.":[97],"The":[98],"internal":[99],"structure":[100],"protocol,":[104],"subsystem":[107],"Tsi721":[109],"switch":[110],"chip":[111],"briefly":[113],"described.":[114],"Detailed":[115],"description":[116],"framework":[120],"interface":[122],"design":[123],"Tsi721Pcie":[126],"driver,":[127],"main":[129],"process":[130],"development.":[134],"Experiments":[135],"verify":[136],"that":[137],"PCIe":[138],"drivers":[141],"are":[142],"stable,":[143],"reliable,":[144],"capable":[146],"completing":[148],"tasks":[149],"real":[151],"time.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}