{"id":"https://openalex.org/W3006920127","doi":"https://doi.org/10.1145/3373087.3375377","title":"Hardware Description Beyond Register-Transfer Level Languages","display_name":"Hardware Description Beyond Register-Transfer Level Languages","publication_year":2020,"publication_date":"2020-02-23","ids":{"openalex":"https://openalex.org/W3006920127","doi":"https://doi.org/10.1145/3373087.3375377","mag":"3006920127"},"language":"en","primary_location":{"id":"doi:10.1145/3373087.3375377","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373087.3375377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050187243","display_name":"Oron Port","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Oron Port","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014183046","display_name":"Yoav Etsion","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yoav Etsion","raw_affiliation_strings":["Technion - Israel Institute of Technology, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Technion - Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5050187243"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0254065,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"312","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8306302428245544},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7593841552734375},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.7395030856132507},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6867265105247498},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6718425750732422},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6659485697746277},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6529240012168884},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5444543957710266},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4912037253379822},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4856818616390228},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37016424536705017},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3602747321128845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3110104501247406},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24712124466896057},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.10329371690750122},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.092193603515625}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8306302428245544},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7593841552734375},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.7395030856132507},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6867265105247498},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6718425750732422},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6659485697746277},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6529240012168884},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5444543957710266},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4912037253379822},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4856818616390228},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37016424536705017},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3602747321128845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3110104501247406},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24712124466896057},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.10329371690750122},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.092193603515625},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3373087.3375377","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373087.3375377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/4"}],"awards":[{"id":"https://openalex.org/G8918185067","display_name":null,"funder_award_id":"780681","funder_id":"https://openalex.org/F4320335254","funder_display_name":"Horizon 2020"}],"funders":[{"id":"https://openalex.org/F4320335254","display_name":"Horizon 2020","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2366672283","https://openalex.org/W2168113051","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2916312349","https://openalex.org/W2145843790","https://openalex.org/W2097236935","https://openalex.org/W2153401337","https://openalex.org/W4214657400","https://openalex.org/W2386257256"],"abstract_inverted_index":{"Prevalent":[0],"hardware":[1,82],"description":[2],"languages":[3],"(HDLs),":[4],"e.g.,":[5],"Verilog":[6],"and":[7,34,42,49,60,72,83],"VHDL,":[8],"employ":[9],"register-transfer":[10],"level":[11],"(RTL)":[12],"as":[13],"their":[14,73],"underlying":[15],"programming":[16,68],"model.":[17],"One":[18],"major":[19],"downside":[20],"of":[21,79],"the":[22],"RTL":[23],"model":[24],"is":[25,46,87],"that":[26,45],"it":[27],"tightly":[28],"couples":[29],"design":[30,61,91],"functionality":[31,57],"with":[32],"timing":[33,59],"device":[35],"constraints.":[36],"This":[37],"coupling":[38],"increases":[39],"code":[40,44],"complexity":[41],"yields":[43],"more":[47],"verbose":[48],"less":[50],"portable.":[51],"High-level":[52],"synthesis":[53],"(HLS)":[54],"tools":[55],"decouple":[56],"from":[58,66],"constraints":[62],"by":[63],"utilizing":[64],"constructs":[65,71],"imperative":[67],"languages.":[69],"These":[70],"sequential":[74],"semantics,":[75],"however,":[76],"impede":[77],"construction":[78],"inherently":[80],"parallel":[81],"data":[84],"scheduling,":[85],"which":[86],"crucial":[88],"in":[89],"many":[90],"use-cases.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}