{"id":"https://openalex.org/W3006926647","doi":"https://doi.org/10.1145/3373087.3375356","title":"An Algorithm for Delay Optimal Logic Replication for FPGAs Accounting for Combinational Loops","display_name":"An Algorithm for Delay Optimal Logic Replication for FPGAs Accounting for Combinational Loops","publication_year":2020,"publication_date":"2020-02-23","ids":{"openalex":"https://openalex.org/W3006926647","doi":"https://doi.org/10.1145/3373087.3375356","mag":"3006926647"},"language":"en","primary_location":{"id":"doi:10.1145/3373087.3375356","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373087.3375356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029632511","display_name":"Rupesh S. Shelar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rupesh S. Shelar","raw_affiliation_strings":["Synopsys Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5029632511"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02555168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"323","last_page":"323"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7022649049758911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6827596426010132},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6414210200309753},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6254771947860718},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5592343211174011},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5530083775520325},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.547291100025177},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5072936415672302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49486416578292847},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4749220311641693},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43879836797714233},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4189852476119995},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41791072487831116},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4168608784675598},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24460294842720032},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1829298436641693}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7022649049758911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6827596426010132},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6414210200309753},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6254771947860718},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5592343211174011},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5530083775520325},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.547291100025177},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5072936415672302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49486416578292847},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4749220311641693},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43879836797714233},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4189852476119995},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41791072487831116},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4168608784675598},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24460294842720032},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1829298436641693},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3373087.3375356","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373087.3375356","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2125609625","https://openalex.org/W2153257783","https://openalex.org/W1512285683","https://openalex.org/W2151236218","https://openalex.org/W4234601000","https://openalex.org/W2139569078","https://openalex.org/W2197466303","https://openalex.org/W2187918628","https://openalex.org/W2135636985","https://openalex.org/W4379115868"],"abstract_inverted_index":{"Logic":[0],"replication":[1,47],"is":[2,69],"often":[3,76],"necessary":[4],"to":[5,26,60,72,98,106],"improve":[6],"speed":[7],"of":[8,113],"emulation":[9],"for":[10,44,52],"systems":[11],"employing":[12],"field":[13],"programmable":[14],"gate":[15],"arrays":[16],"(FPGAs),":[17],"since":[18],"design":[19,29],"sizes":[20],"are":[21],"large":[22],"enough":[23],"requiring":[24],"partitioning":[25],"fit":[27],"a":[28,40],"into":[30],"multiple":[31],"(boards":[32],"of)":[33],"FPGAs.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"propose":[39],"polynomial":[41],"time":[42],"algorithm":[43,68],"combinational":[45,74],"logic":[46],"that":[48],"ensures":[49],"delay":[50,78],"optimality":[51],"directed":[53],"acyclic":[54],"graphs":[55],"and":[56,64,92,102],"reduces":[57],"overhead":[58,96],"due":[59,97],"look-up":[61],"table":[62],"(LUT)":[63],"cut":[65],"resources.":[66],"The":[67],"further":[70],"extended":[71],"consider":[73],"loops,":[75],"yielding":[77],"optimal":[79],"results.":[80],"Experimental":[81],"results":[82],"on":[83,87],"industrial":[84],"designs":[85],"show,":[86],"an":[88],"average,":[89],"44%,":[90],"33%,":[91],"33%":[93],"reduction":[94],"in":[95],"cut,":[99],"LUT":[100],"costs,":[101],"runtimes,":[103],"respectively,":[104],"compared":[105],"existing":[107],"heuristics,":[108],"thus":[109],"demonstrating":[110],"the":[111,114],"efficiency":[112],"algorithm.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}