{"id":"https://openalex.org/W3007996843","doi":"https://doi.org/10.1145/3373087.3375316","title":"BiS-KM: Enabling Any-Precision K-Means on FPGAs","display_name":"BiS-KM: Enabling Any-Precision K-Means on FPGAs","publication_year":2020,"publication_date":"2020-02-23","ids":{"openalex":"https://openalex.org/W3007996843","doi":"https://doi.org/10.1145/3373087.3375316","mag":"3007996843"},"language":"en","primary_location":{"id":"doi:10.1145/3373087.3375316","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373087.3375316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102926994","display_name":"Zhenhao He","orcid":"https://orcid.org/0009-0002-2825-6430"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Zhenhao He","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004837462","display_name":"Zeke Wang","orcid":"https://orcid.org/0000-0001-8550-9241"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Zeke Wang","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103144919","display_name":"Gustavo Alonso","orcid":"https://orcid.org/0000-0002-4396-6695"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gustavo Alonso","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102926994"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":1.4582,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.85498338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"243"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10057","display_name":"Face and Expression Recognition","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8399947285652161},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8293737173080444},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6019916534423828},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.567520022392273},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5292434096336365},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5018408298492432},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.46033012866973877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4321862459182739},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41435468196868896},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3680083751678467},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3560921549797058},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3555583357810974},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17450806498527527}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8399947285652161},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8293737173080444},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6019916534423828},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.567520022392273},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5292434096336365},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5018408298492432},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.46033012866973877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4321862459182739},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41435468196868896},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3680083751678467},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3560921549797058},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3555583357810974},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17450806498527527},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3373087.3375316","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3373087.3375316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1504314630","https://openalex.org/W1701312224","https://openalex.org/W1970799414","https://openalex.org/W1976168687","https://openalex.org/W2001159324","https://openalex.org/W2008241424","https://openalex.org/W2015627422","https://openalex.org/W2022851810","https://openalex.org/W2041908012","https://openalex.org/W2053744708","https://openalex.org/W2055774867","https://openalex.org/W2094756095","https://openalex.org/W2095603848","https://openalex.org/W2112683038","https://openalex.org/W2122522028","https://openalex.org/W2150593711","https://openalex.org/W2155110400","https://openalex.org/W2163422235","https://openalex.org/W2238226741","https://openalex.org/W2276486856","https://openalex.org/W2297100101","https://openalex.org/W2317369144","https://openalex.org/W2475840367","https://openalex.org/W2524901373","https://openalex.org/W2541839172","https://openalex.org/W2563587242","https://openalex.org/W2585774018","https://openalex.org/W2724920573","https://openalex.org/W2729080111","https://openalex.org/W2732291649","https://openalex.org/W2741269719","https://openalex.org/W2766489088","https://openalex.org/W2810704618","https://openalex.org/W2901151390","https://openalex.org/W2901622660","https://openalex.org/W2921690329","https://openalex.org/W2996554357","https://openalex.org/W4288487491"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W1966837078","https://openalex.org/W3204400881","https://openalex.org/W3214410901","https://openalex.org/W3204296682","https://openalex.org/W3183118997","https://openalex.org/W2917767146"],"abstract_inverted_index":{"K-Means":[0,33,123,151,189],"is":[1,80],"a":[2,31,36,54,125,128,140,149,169,183],"popular":[3],"clustering":[4],"algorithm":[5,34,152],"widely":[6],"used":[7],"and":[8,21,64,78,148,164],"extensively":[9],"studied":[10],"in":[11,23,28,57,69],"the":[12,19,40,81,85,94,105],"literature.":[13],"In":[14],"this":[15],"paper":[16],"we":[17,120],"explore":[18],"challenges":[20],"opportunities":[22],"using":[24],"low":[25],"precision":[26,48,89,100,112,180],"input":[27,49],"conjunction":[29],"with":[30,160,168],"standard":[32,55],"as":[35,179],"way":[37,186],"to":[38,60,74,109,154,187],"improve":[39],"memory":[41,65,130],"bandwidth":[42],"utilization":[43],"on":[44,93,145,190],"hardware":[45],"accelerators.":[46],"Low":[47],"through":[50],"quantization":[51],"has":[52],"become":[53],"technique":[56],"machine":[58],"learning":[59],"reduce":[61],"computational":[62],"costs":[63],"traffic.":[66],"When":[67],"applied":[68],"FPGAs,":[70],"several":[71],"issues":[72],"need":[73],"be":[75,102],"addressed.":[76],"First":[77],"foremost":[79],"overhead":[82],"of":[83,99,127,138],"storing":[84],"data":[86,133,162],"at":[87,135],"different":[88,97],"levels":[90,98],"since,":[91],"depending":[92],"training":[95],"objective,":[96],"might":[101],"needed.":[103],"Second,":[104],"FPGA":[106,142,171],"design":[107,143,167],"needs":[108],"accommodate":[110],"varying":[111],"without":[113],"requiring":[114],"reconfiguration.":[115],"To":[116],"address":[117],"these":[118],"concerns,":[119],"propose":[121],"Bit-Serial":[122],"(BiS-KM),":[124],"combination":[126],"hybrid":[129],"layout":[131],"supporting":[132],"retrieval":[134],"any":[136],"level":[137],"precision,":[139],"novel":[141],"based":[144],"bit-serial":[146],"arithmetic,":[147],"modified":[150],"tailored":[153],"FPGAs.":[155,191],"We":[156],"have":[157],"tested":[158],"BiS-KM":[159,173],"various":[161],"sets":[163],"compared":[165],"our":[166],"state-of-the-art":[170],"accelerator.":[172],"achieves":[174],"an":[175],"almost":[176],"linear":[177],"speedup":[178],"decreases,":[181],"providing":[182],"more":[184],"effective":[185],"perform":[188]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}