{"id":"https://openalex.org/W2999597979","doi":"https://doi.org/10.1145/3372938.3373011","title":"Assist and Architecture Requirements for SRAM using a 28nm Silicon Test Vehicle","display_name":"Assist and Architecture Requirements for SRAM using a 28nm Silicon Test Vehicle","publication_year":2019,"publication_date":"2019-10-23","ids":{"openalex":"https://openalex.org/W2999597979","doi":"https://doi.org/10.1145/3372938.3373011","mag":"2999597979"},"language":"en","primary_location":{"id":"doi:10.1145/3372938.3373011","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3372938.3373011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Conference on Big Data and Internet of Things","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080352762","display_name":"Kenza Charafeddine","orcid":null},"institutions":[{"id":"https://openalex.org/I126477371","display_name":"Mohammed V University","ror":"https://ror.org/00r8w8f84","country_code":"MA","type":"education","lineage":["https://openalex.org/I126477371"]}],"countries":["MA"],"is_corresponding":true,"raw_author_name":"Kenza Charafeddine","raw_affiliation_strings":["ANISSE team, Mohammed V University in Rabat, Morocco"],"affiliations":[{"raw_affiliation_string":"ANISSE team, Mohammed V University in Rabat, Morocco","institution_ids":["https://openalex.org/I126477371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072626701","display_name":"Fa\u00efssal Ouardi","orcid":"https://orcid.org/0000-0002-7636-5001"},"institutions":[{"id":"https://openalex.org/I126477371","display_name":"Mohammed V University","ror":"https://ror.org/00r8w8f84","country_code":"MA","type":"education","lineage":["https://openalex.org/I126477371"]}],"countries":["MA"],"is_corresponding":false,"raw_author_name":"Faissal Ouardi","raw_affiliation_strings":["ANISSE team, Mohammed V University in Rabat, Morocco"],"affiliations":[{"raw_affiliation_string":"ANISSE team, Mohammed V University in Rabat, Morocco","institution_ids":["https://openalex.org/I126477371"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080352762"],"corresponding_institution_ids":["https://openalex.org/I126477371"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15448496,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6949433088302612},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6569095849990845},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.6088327765464783},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5709346532821655},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.493177592754364},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45290619134902954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4493487477302551},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4426823854446411},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4405285120010376},{"id":"https://openalex.org/keywords/prime","display_name":"Prime (order theory)","score":0.4321485757827759},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42645594477653503},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42183348536491394},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3500427007675171},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3350664973258972},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2727028727531433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2571994960308075}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6949433088302612},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6569095849990845},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.6088327765464783},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5709346532821655},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.493177592754364},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45290619134902954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4493487477302551},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4426823854446411},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4405285120010376},{"id":"https://openalex.org/C184992742","wikidata":"https://www.wikidata.org/wiki/Q7243229","display_name":"Prime (order theory)","level":2,"score":0.4321485757827759},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42645594477653503},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42183348536491394},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3500427007675171},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3350664973258972},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2727028727531433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2571994960308075},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3372938.3373011","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3372938.3373011","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 4th International Conference on Big Data and Internet of Things","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1556648447","https://openalex.org/W1564694322","https://openalex.org/W1984711740","https://openalex.org/W2025338205","https://openalex.org/W2025613532","https://openalex.org/W2047686532","https://openalex.org/W2074018386","https://openalex.org/W2096890581","https://openalex.org/W2098286658","https://openalex.org/W2114330343","https://openalex.org/W2117942981","https://openalex.org/W2131488301","https://openalex.org/W2135407913","https://openalex.org/W2139867416","https://openalex.org/W2172203429","https://openalex.org/W2617592434","https://openalex.org/W2782990170","https://openalex.org/W2788433071","https://openalex.org/W4244763807"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2120447654","https://openalex.org/W2793465010","https://openalex.org/W2977179488","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335"],"abstract_inverted_index":{"Planar":[0],"devices":[1,48],"are":[2,6,21,35],"getting":[3],"smaller,":[4],"variations":[5],"increasing":[7],"at":[8,10],"both":[9,53],"the":[11,27,42],"global":[12],"and":[13,16,19,31,55,58,68,90],"local":[14],"levels":[15],"work":[17],"functions":[18],"parasitic":[20],"dominating":[22],"designer":[23],"thoughts.":[24],"However,":[25],"with":[26,38],"advent":[28],"of":[29,65],"multigate":[30],"non-planar":[32],"devices,":[33],"designers":[34],"being":[36],"presented":[37],"notable":[39],"improvements":[40],"beyond":[41],"regular":[43],"device":[44],"scaling.":[45],"These":[46],"new":[47,50],"present":[49,69],"challenges":[51,67],"in":[52],"logic":[54],"memory":[56],"design":[57],"layout.":[59],"This":[60],"paper":[61],"will":[62],"address":[63],"several":[64],"those":[66],"novel":[70],"solutions":[71],"for":[72,83],"bitcell":[73,84],"implementations":[74],"as":[75,77],"well":[76],"assisted":[78],"row":[79],"&":[80],"column":[81],"circuits":[82],"read/write":[85],"operation":[86],"to":[87],"improve":[88],"yield":[89],"reduce":[91],"disturb.":[92]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}