{"id":"https://openalex.org/W2163890360","doi":"https://doi.org/10.1145/337292.337315","title":"A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits","display_name":"A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2163890360","doi":"https://doi.org/10.1145/337292.337315","mag":"2163890360"},"language":"en","primary_location":{"id":"doi:10.1145/337292.337315","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337315","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337315","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation  - DAC '00","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337315","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044401095","display_name":"Eileen You","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Eileen You","raw_affiliation_strings":["Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040747560","display_name":"L. Varadadesikan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lakshminarasimh Varadadesikan","raw_affiliation_strings":["Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111990023","display_name":"John A. MacDonald","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"John MacDonald","raw_affiliation_strings":["Mentor Graphics, OR and Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, OR and Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070302938","display_name":"Wieze Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wieze Xie","raw_affiliation_strings":["Hewlett-Packard, CA and Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard, CA and Sun Microsystems, 901 San Antonio Road, M/S USUN 02-203, Palo Alto, CA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044401095"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4594,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.72034801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"69","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7966115474700928},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5987336039543152},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5968278646469116},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5549119114875793},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5478484630584717},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5281510353088379},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5068390965461731},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49805378913879395},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4781554639339447},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.47561055421829224},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4701642692089081},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.44973576068878174},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.39190879464149475},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3380715847015381},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2163044810295105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18169981241226196},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16466528177261353},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07325509190559387}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7966115474700928},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5987336039543152},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5968278646469116},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5549119114875793},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5478484630584717},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5281510353088379},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5068390965461731},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49805378913879395},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4781554639339447},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.47561055421829224},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4701642692089081},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.44973576068878174},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.39190879464149475},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3380715847015381},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2163044810295105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18169981241226196},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16466528177261353},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07325509190559387},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/337292.337315","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337315","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337315","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation  - DAC '00","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.11.9077","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.9077","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac2000/papers/2000/dac00/htmfiles/sun_sgi/../../pdffiles/04_2.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.3669","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.3669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/dac00/pdffiles/04_2.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1145/337292.337315","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337315","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337315","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation  - DAC '00","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2163890360.pdf","grobid_xml":"https://content.openalex.org/works/W2163890360.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W82686468","https://openalex.org/W2007420259","https://openalex.org/W2007841765","https://openalex.org/W2055608259","https://openalex.org/W2085889437","https://openalex.org/W2093686670","https://openalex.org/W2118402135","https://openalex.org/W2143746319","https://openalex.org/W2146305994","https://openalex.org/W2157089032","https://openalex.org/W2199110794","https://openalex.org/W4233081125","https://openalex.org/W4237087485","https://openalex.org/W4239820391","https://openalex.org/W4240411326","https://openalex.org/W4256356575"],"related_works":["https://openalex.org/W2126983197","https://openalex.org/W2110634429","https://openalex.org/W2103398239","https://openalex.org/W2360821030","https://openalex.org/W2361901082","https://openalex.org/W1558309366","https://openalex.org/W3004627531","https://openalex.org/W2035081722","https://openalex.org/W106560088","https://openalex.org/W4244194021"],"abstract_inverted_index":{"This":[0,80],"paper":[1],"presents":[2],"a":[3],"practical":[4],"approach":[5],"to":[6,69],"parasitic":[7,31,54],"extraction":[8,36,103],"enabling":[9],"accurate":[10],"timing":[11,112],"and":[12,60,76,113],"crosstalk":[13],"analyses":[14],"throughout":[15],"the":[16,27,50,53,61,85,89,98,102],"design":[17,39,59,78,86],"cycle.":[18],"New":[19],"error":[20],"indexes,":[21],"are":[22,41],"first":[23],"proposed":[24],"for":[25,35,88],"evaluating":[26],"accuracy":[28],"of":[29,63,101],"flat":[30],"extraction.":[32,65],"The":[33,44,66],"requirements":[34],"in":[37,74],"hierarchical":[38],"flows":[40],"then":[42],"discussed.":[43],"methodology":[45,81,104],"reported":[46],"aims":[47],"at":[48],"reducing":[49],"gap":[51],"between":[52],"values":[55],"estimated":[56],"with":[57],"incomplete":[58],"results":[62,96],"post-layout":[64],"objective":[67],"is":[68],"obtain":[70],"consistent":[71],"interconnect":[72,106],"models":[73],"top-down":[75],"bottom-up":[77],"flows.":[79],"was":[82],"integrated":[83],"into":[84],"flow":[87],"800":[90],"MHz":[91],"UltraSPARC-III":[92],"microprocessor.":[93],"Our":[94],"experimental":[95],"demonstrate":[97],"profound":[99],"impact":[100],"on":[105],"modeling":[107],"as":[108,110],"well":[109],"subsequent":[111],"noise":[114],"analyses.":[115]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}