{"id":"https://openalex.org/W3030671731","doi":"https://doi.org/10.1145/3372799.3397167","title":"Compiler 2.0","display_name":"Compiler 2.0","publication_year":2020,"publication_date":"2020-05-29","ids":{"openalex":"https://openalex.org/W3030671731","doi":"https://doi.org/10.1145/3372799.3397167","mag":"3030671731"},"language":"en","primary_location":{"id":"doi:10.1145/3372799.3397167","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372799.3397167","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3397167","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3397167","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046791216","display_name":"Saman Amarasinghe","orcid":"https://orcid.org/0000-0002-7231-7643"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Saman Amarasinghe","raw_affiliation_strings":["Massachusetts Institute of Technology, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5046791216"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.0648135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9742000102996826,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.9531155824661255},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8962523341178894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8585553169250488},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.7952800989151001},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.7138513922691345},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.6268637180328369},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6033720970153809},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5863429307937622},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.5242215394973755},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.49031975865364075},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.4588833749294281},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4479585587978363},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42681264877319336},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.346416711807251},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31975996494293213},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.1773657500743866},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1684831976890564},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.11506730318069458},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.10874068737030029}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.9531155824661255},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8962523341178894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8585553169250488},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.7952800989151001},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.7138513922691345},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.6268637180328369},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6033720970153809},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5863429307937622},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.5242215394973755},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.49031975865364075},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.4588833749294281},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4479585587978363},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42681264877319336},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.346416711807251},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31975996494293213},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.1773657500743866},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1684831976890564},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.11506730318069458},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.10874068737030029},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3372799.3397167","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372799.3397167","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3397167","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.mit.edu:1721.1/146243","is_oa":true,"landing_page_url":"https://hdl.handle.net/1721.1/146243","pdf_url":null,"source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM|Proceedings of the 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"http://purl.org/eprint/type/ConferencePaper"}],"best_oa_location":{"id":"doi:10.1145/3372799.3397167","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372799.3397167","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3397167","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1324046259","display_name":null,"funder_award_id":"CCF-1533753","funder_id":"https://openalex.org/F4320315254","funder_display_name":"Innovative Research Group Project of the National Natural Science Foundation of China"},{"id":"https://openalex.org/G5350682566","display_name":null,"funder_award_id":"HR 0011-18-3-0007","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320315254","display_name":"Innovative Research Group Project of the National Natural Science Foundation of China","ror":null},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3030671731.pdf","grobid_xml":"https://content.openalex.org/works/W3030671731.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W2560674852","https://openalex.org/W2798960592","https://openalex.org/W2888297879","https://openalex.org/W2971234788","https://openalex.org/W3011000655","https://openalex.org/W3125750521"],"related_works":["https://openalex.org/W2094199724","https://openalex.org/W3000589862","https://openalex.org/W2169584677","https://openalex.org/W4232954277","https://openalex.org/W4240253816","https://openalex.org/W2901567138","https://openalex.org/W2354057234","https://openalex.org/W2749133591","https://openalex.org/W2066503869","https://openalex.org/W3030671731"],"abstract_inverted_index":{"Modern":[0],"compilers":[1],"are":[2],"still":[3],"built":[4],"using":[5],"technology":[6],"that":[7,37],"existed":[8],"decades":[9],"ago.":[10],"These":[11],"include":[12],"basic":[13],"algorithms":[14],"and":[15,30],"techniques":[16],"for":[17],"lexing,":[18],"parsing,":[19],"data-flow":[20],"analysis,":[21,24],"data":[22],"dependence":[23],"vectorization,":[25],"register":[26],"allocation,":[27],"instruction":[28,31],"selection,":[29],"scheduling.":[32],"It":[33],"is":[34],"high":[35],"time":[36],"we":[38],"modernize":[39],"our":[40],"compiler":[41],"toolchain.":[42]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2020-06-05T00:00:00"}