{"id":"https://openalex.org/W3029679077","doi":"https://doi.org/10.1145/3372799.3394373","title":"FPGA-based Near Data Processing Platform Selection Using Fast Performance Modeling (WiP Paper)","display_name":"FPGA-based Near Data Processing Platform Selection Using Fast Performance Modeling (WiP Paper)","publication_year":2020,"publication_date":"2020-05-29","ids":{"openalex":"https://openalex.org/W3029679077","doi":"https://doi.org/10.1145/3372799.3394373","mag":"3029679077"},"language":"en","primary_location":{"id":"doi:10.1145/3372799.3394373","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372799.3394373","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3394373","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3394373","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087327176","display_name":"Nazanin Farahpour","orcid":"https://orcid.org/0009-0007-2124-6877"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nazanin Farahpour","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065889904","display_name":"Zhenman Fang","orcid":"https://orcid.org/0000-0003-0603-9697"},"institutions":[{"id":"https://openalex.org/I18014758","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28","country_code":"CA","type":"education","lineage":["https://openalex.org/I18014758"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Zhenman Fang","raw_affiliation_strings":["Simon Fraser University, Burnaby, BC, Canada"],"affiliations":[{"raw_affiliation_string":"Simon Fraser University, Burnaby, BC, Canada","institution_ids":["https://openalex.org/I18014758"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083493225","display_name":"Glenn Reinman","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Glenn Reinman","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5087327176"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.4715,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58311011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8981641530990601},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7661799192428589},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6908968687057495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6047878265380859},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.45828738808631897},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4348580539226532},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4164862632751465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3901944160461426},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3289852738380432},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2564202845096588}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8981641530990601},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7661799192428589},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6908968687057495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6047878265380859},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.45828738808631897},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4348580539226532},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4164862632751465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3901944160461426},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3289852738380432},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2564202845096588},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3372799.3394373","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372799.3394373","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3394373","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3372799.3394373","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372799.3394373","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372799.3394373","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6800000071525574}],"awards":[{"id":"https://openalex.org/G1597412403","display_name":null,"funder_award_id":"RGPIN-","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G3112144374","display_name":null,"funder_award_id":"RGPIN-2019-04613 and DGECR-2019-00120","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G3216283581","display_name":null,"funder_award_id":"RGPIN-201","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G5536939483","display_name":null,"funder_award_id":"DGECR-","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G6221715925","display_name":null,"funder_award_id":"RGPIN","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G832689143","display_name":null,"funder_award_id":"RGPIN-2019","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320322551","display_name":"Simon Fraser University","ror":"https://ror.org/0213rcc28"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3029679077.pdf","grobid_xml":"https://content.openalex.org/works/W3029679077.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W64675093","https://openalex.org/W1474183241","https://openalex.org/W1510442823","https://openalex.org/W1538245821","https://openalex.org/W1970967350","https://openalex.org/W1975419527","https://openalex.org/W2004376136","https://openalex.org/W2017513064","https://openalex.org/W2020515441","https://openalex.org/W2082375193","https://openalex.org/W2100516830","https://openalex.org/W2111556044","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2613989746","https://openalex.org/W2761689304","https://openalex.org/W2762749859","https://openalex.org/W2766040387","https://openalex.org/W2771269115","https://openalex.org/W2912506132","https://openalex.org/W2953810144","https://openalex.org/W4230706651","https://openalex.org/W4253600620","https://openalex.org/W4299855085"],"related_works":["https://openalex.org/W2160069347","https://openalex.org/W4363649491","https://openalex.org/W2734163423","https://openalex.org/W2086205578","https://openalex.org/W4382053904","https://openalex.org/W2580284127","https://openalex.org/W2351404747","https://openalex.org/W2955742250","https://openalex.org/W3042004957","https://openalex.org/W2364285597"],"abstract_inverted_index":{"With":[0],"the":[1,68],"trend":[2],"of":[3,26],"adopting":[4],"FPGAs":[5,28,39],"in":[6,16],"data":[7,69],"centers,":[8],"various":[9],"FPGA":[10,62],"acceleration":[11],"platforms":[12],"have":[13],"been":[14],"developed":[15],"recent":[17],"years.":[18],"Each":[19],"server":[20],"could":[21,40,63],"incorporate":[22],"one":[23],"or":[24,47,72,79],"many":[25],"these":[27],"at":[29],"different":[30],"compute":[31],"hierarchy":[32],"levels":[33],"to":[34,67],"match":[35],"its":[36],"workload":[37],"intensity.":[38],"either":[41],"be":[42,48,64],"used":[43],"as":[44,53,76],"IO-attached":[45],"accelerators":[46],"closely":[49],"integrated":[50],"with":[51],"CPU":[52],"on-chip":[54],"co-processors.":[55],"For":[56],"a":[57,77],"more":[58],"data-centric":[59],"approach,":[60],"an":[61],"moved":[65],"closer":[66],"medium":[70],"(RAM":[71],"disk)":[73],"and":[74],"serve":[75],"near-memory":[78],"near-storage":[80],"accelerator.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-18T07:56:08.524223","created_date":"2025-10-10T00:00:00"}