{"id":"https://openalex.org/W3011978806","doi":"https://doi.org/10.1145/3372780.3375567","title":"Pseudo-3D Approaches for Commercial-Grade RTL-to-GDS Tool Flow Targeting Monolithic 3D ICs","display_name":"Pseudo-3D Approaches for Commercial-Grade RTL-to-GDS Tool Flow Targeting Monolithic 3D ICs","publication_year":2020,"publication_date":"2020-03-20","ids":{"openalex":"https://openalex.org/W3011978806","doi":"https://doi.org/10.1145/3372780.3375567","mag":"3011978806"},"language":"en","primary_location":{"id":"doi:10.1145/3372780.3375567","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372780.3375567","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375567","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375567","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022173483","display_name":"Heechun Park","orcid":"https://orcid.org/0000-0003-2796-518X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Heechun Park","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041659450","display_name":"Bon Woong Ku","orcid":"https://orcid.org/0000-0001-9770-0297"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bon Woong Ku","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088565714","display_name":"Kyungwook Chang","orcid":"https://orcid.org/0000-0002-8513-9890"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kyungwook Chang","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037514194","display_name":"Da Eun Shim","orcid":"https://orcid.org/0000-0002-2246-1022"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Da Eun Shim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of ECE, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":6.083,"has_fulltext":true,"cited_by_count":25,"citation_normalized_percentile":{"value":0.97695513,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.852727472782135},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.7882344126701355},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.7136750817298889},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6543627977371216},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6396365165710449},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5752056837081909},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5415856838226318},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5382864475250244},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5297613739967346},{"id":"https://openalex.org/keywords/computer-aided-design","display_name":"Computer Aided Design","score":0.4795815050601959},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.46751075983047485},{"id":"https://openalex.org/keywords/solid-modeling","display_name":"Solid modeling","score":0.45903563499450684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4564923644065857},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.445169597864151},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42409053444862366},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.41913846135139465},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4151933789253235},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3879980444908142},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3798058032989502},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36707836389541626},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.2784489393234253},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2539466619491577},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2227921187877655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21689140796661377},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09029039740562439}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.852727472782135},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.7882344126701355},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.7136750817298889},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6543627977371216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6396365165710449},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5752056837081909},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5415856838226318},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5382864475250244},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5297613739967346},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.4795815050601959},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.46751075983047485},{"id":"https://openalex.org/C108882727","wikidata":"https://www.wikidata.org/wiki/Q2991685","display_name":"Solid modeling","level":2,"score":0.45903563499450684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4564923644065857},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.445169597864151},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42409053444862366},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.41913846135139465},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4151933789253235},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3879980444908142},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3798058032989502},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36707836389541626},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.2784489393234253},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2539466619491577},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2227921187877655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21689140796661377},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09029039740562439},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3372780.3375567","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372780.3375567","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375567","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3372780.3375567","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372780.3375567","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375567","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6399999856948853,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7088081242","display_name":null,"funder_award_id":"HR001118C0096","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3011978806.pdf","grobid_xml":"https://content.openalex.org/works/W3011978806.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1985292881","https://openalex.org/W2002525234","https://openalex.org/W2002806561","https://openalex.org/W2020461489","https://openalex.org/W2064922498","https://openalex.org/W2095117703","https://openalex.org/W2120129706","https://openalex.org/W2129664231","https://openalex.org/W2130923737","https://openalex.org/W2160849628","https://openalex.org/W2163608025","https://openalex.org/W2167190617","https://openalex.org/W2284397099","https://openalex.org/W2569250791","https://openalex.org/W2579431025","https://openalex.org/W3099814196","https://openalex.org/W4239055271","https://openalex.org/W4252408846","https://openalex.org/W6649242695","https://openalex.org/W6679695434"],"related_works":["https://openalex.org/W2781601456","https://openalex.org/W3010631755","https://openalex.org/W2028082191","https://openalex.org/W2032655623","https://openalex.org/W2283105999","https://openalex.org/W2886805502","https://openalex.org/W2994788014","https://openalex.org/W2809933636","https://openalex.org/W1965050610","https://openalex.org/W3136387861"],"abstract_inverted_index":{"Despite":[0],"the":[1,15,72],"recent":[2],"academic":[3],"efforts":[4],"to":[5,103,121],"develop":[6],"Electronic":[7],"Design":[8],"Automation":[9],"(EDA)":[10],"algorithms":[11],"for":[12,111],"3D":[13,22,49],"ICs,":[14],"current":[16],"market":[17],"does":[18],"not":[19],"have":[20,31],"commercial":[21,36,91],"computer-aided":[23],"design":[24,29,67,76,86,113,123,127],"(CAD)":[25],"tools.":[26],"Insteadpseudo-3D":[27],"alternative":[28],"flows":[30],"been":[32],"devised":[33],"which":[34,125],"utilize":[35],"2D":[37],"CAD":[38,50],"engines":[39],"with":[40,81,129],"tricks":[41],"that":[42,99],"help":[43],"them":[44],"operate":[45],"as":[46],"a":[47,118],"fairly-efficient":[48],"tool.":[51],"In":[52],"this":[53],"paper":[54],"we":[55,100],"provide":[56,79,117],"detailed":[57],"discussions":[58],"and":[59,78,84,95,106],"fair":[60],"power-performance-area":[61],"(PPA)":[62],"comparisons":[63],"of":[64,74],"state-of-the-art":[65],"pseudo-3D":[66,112],"flows.":[68,114],"We":[69,115],"also":[70,116],"analyze":[71],"limitations":[73],"each":[75],"flow":[77,124],"solutions":[80],"better":[82],"PPA":[83,131],"various":[85],"options.":[87],"Our":[88],"experiments":[89],"using":[90],"PDK,":[92],"GDS":[93],"layouts,":[94],"sign-off":[96],"simulations":[97],"demonstrate":[98],"achieve":[101],"up":[102],"26%":[104],"wirelength":[105],"10%":[107],"power":[108],"consumption":[109],"reduction":[110],"partitioning-first":[119],"scheme":[120],"partitioning-last":[122],"increases":[126],"freedom":[128],"tolerable":[130],"degradation.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}