{"id":"https://openalex.org/W3010902551","doi":"https://doi.org/10.1145/3372780.3375559","title":"Synthesis of Clock Networks with a Mode Reconfigurable Topology and No Short Circuit Current","display_name":"Synthesis of Clock Networks with a Mode Reconfigurable Topology and No Short Circuit Current","publication_year":2020,"publication_date":"2020-03-20","ids":{"openalex":"https://openalex.org/W3010902551","doi":"https://doi.org/10.1145/3372780.3375559","mag":"3010902551"},"language":"en","primary_location":{"id":"doi:10.1145/3372780.3375559","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372780.3375559","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375559","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375559","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081266557","display_name":"Necati Uysal","orcid":"https://orcid.org/0000-0002-9543-3823"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Necati Uysal","raw_affiliation_strings":["University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070716818","display_name":"Juan Ariel Cabrera","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Juan Ariel Cabrera","raw_affiliation_strings":["University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014892277","display_name":"Rickard Ewetz","orcid":"https://orcid.org/0000-0002-4183-6926"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rickard Ewetz","raw_affiliation_strings":["University of Central Florida, Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.2342,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.32655079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"103","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.8315778970718384},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7524341940879822},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.617822527885437},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6106241941452026},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5998230576515198},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5913884043693542},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5389339327812195},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.49394041299819946},{"id":"https://openalex.org/keywords/tree-structure","display_name":"Tree structure","score":0.47939014434814453},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4629455804824829},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45391446352005005},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41742151975631714},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4115789532661438},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4102391004562378},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.37732934951782227},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2198675274848938},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19523033499717712},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15873348712921143},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15282225608825684},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.12815150618553162},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1115206778049469},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1081564724445343},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10222324728965759}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.8315778970718384},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7524341940879822},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.617822527885437},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6106241941452026},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5998230576515198},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5913884043693542},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5389339327812195},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.49394041299819946},{"id":"https://openalex.org/C163797641","wikidata":"https://www.wikidata.org/wiki/Q2067937","display_name":"Tree structure","level":3,"score":0.47939014434814453},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4629455804824829},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45391446352005005},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41742151975631714},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4115789532661438},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4102391004562378},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.37732934951782227},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2198675274848938},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19523033499717712},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15873348712921143},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15282225608825684},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.12815150618553162},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1115206778049469},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1081564724445343},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10222324728965759},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3372780.3375559","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372780.3375559","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375559","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3372780.3375559","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3372780.3375559","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3372780.3375559","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[{"id":"https://openalex.org/G3937735960","display_name":null,"funder_award_id":"CFF-1755825","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7602681179","display_name":"CRII: SHF: Synthesis of Near-Tree Clock Networks with No Short Circuit Current that Can be Reconfigured into a Tree Topology","funder_award_id":"1755825","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8871102312","display_name":null,"funder_award_id":"CCF-1755825","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3010902551.pdf","grobid_xml":"https://content.openalex.org/works/W3010902551.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1983206124","https://openalex.org/W1996150371","https://openalex.org/W2007510972","https://openalex.org/W2023981464","https://openalex.org/W2033989103","https://openalex.org/W2041950850","https://openalex.org/W2094440989","https://openalex.org/W2125692303"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2474747038","https://openalex.org/W2127892766","https://openalex.org/W3006003651","https://openalex.org/W1571059036","https://openalex.org/W2144282137","https://openalex.org/W2617666058","https://openalex.org/W2384600254"],"abstract_inverted_index":{"Circuits":[0],"deployed":[1],"in":[2,8,39,68,76,219,241],"the":[3,23,40,58,65,73,77,111,120,130,156,160,165,186,216,222,249],"Internet":[4],"of":[5,51,168,221],"Things":[6],"operate":[7],"low":[9,78,127,246],"and":[10,19,47,79,236],"high":[11,80,108,242],"performance":[12,81,109,128,243,247],"modes":[13,82],"to":[14,16,49,114,138,147,159,176,207,239],"cater":[15],"variable":[17],"frequency":[18],"power":[20,45,193,234,250],"requirements.":[21],"Consequently,":[22,185],"clock":[24,53,62,92,157,161,217],"networks":[25,63],"for":[26,100],"such":[27],"circuits":[28,101],"must":[29],"be":[30],"synthesized":[31],"meeting":[32],"drastically":[33],"different":[34,41],"timing":[35,74],"constraints":[36,75],"under":[37],"variations":[38,50,115,148,240],"modes.":[42,244],"The":[43],"overall":[44],"consumption":[46,235,251],"robustness":[48,113,146,238],"a":[52,91,95,124,136,182,212],"network":[54,93],"is":[55,116,133,196,205,252,257],"determined":[56],"by":[57,118,149,214],"topology.":[59],"However,":[60],"state-of-the-art":[61,226],"use":[64],"same":[66],"topology":[67,98],"every":[69],"mode,":[70],"despite":[71],"that":[72],"are":[83,174],"very":[84],"different.":[85],"In":[86,107,126,170,245],"this":[87],"paper,":[88],"we":[89],"propose":[90],"with":[94,102,225],"mode":[96],"reconfigurable":[97],"(MRT)":[99],"positive-edge":[103],"triggered":[104],"sequential":[105],"elements.":[106],"modes,":[110,129,248],"required":[112],"provided":[117],"reconfiguring":[119],"MRT":[121,131,171,187,209,229],"structure":[122,132],"into":[123,135,181,211],"near-tree.":[125],"reconfigured":[134],"tree":[137,213],"save":[139],"power.":[140],"Non-tree":[141],"(or":[142],"near-tree)":[143],"structures":[144,188,210,230],"provide":[145],"appropriately":[150],"constructing":[151],"multiple":[152,178],"alternative":[153,179],"paths":[154,180],"from":[155],"source":[158],"sinks,":[162],"which":[163],"neutralizes":[164],"negative":[166],"impact":[167],"variations.":[169],"structures,":[172,228],"OR-gates":[173],"used":[175],"join":[177],"single":[183],"path.":[184],"consume":[189],"no":[190],"short":[191],"circuit":[192],"because":[194],"there":[195],"only":[197],"one":[198],"gate":[199],"driving":[200],"each":[201],"net.":[202],"Moreover,":[203],"it":[204],"straightforward":[206],"reconfigure":[208],"gating":[215],"signal":[218],"part":[220],"structure.":[223],"Compared":[224],"near-tree":[227],"have":[231],"8%":[232],"lower":[233],"similar":[237],"16%":[253],"smaller":[254],"when":[255],"reconfiguration":[256],"used.":[258]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}