{"id":"https://openalex.org/W3011427649","doi":"https://doi.org/10.1145/3372780.3375558","title":"Timing Driven Partition for Multi-FPGA Systems with TDM Awareness","display_name":"Timing Driven Partition for Multi-FPGA Systems with TDM Awareness","publication_year":2020,"publication_date":"2020-03-20","ids":{"openalex":"https://openalex.org/W3011427649","doi":"https://doi.org/10.1145/3372780.3375558","mag":"3011427649"},"language":"en","primary_location":{"id":"doi:10.1145/3372780.3375558","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3372780.3375558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082844984","display_name":"Sin-Hong Liou","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sin-Hong Liou","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101921986","display_name":"Sean Liu","orcid":"https://orcid.org/0000-0002-3852-8500"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sean Liu","raw_affiliation_strings":["Synopsys Inc., Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Hsinchu, Taiwan Roc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111538908","display_name":"Richard Sun","orcid":"https://orcid.org/0009-0003-3924-2154"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Sun","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, Taiwan Roc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, Taiwan Roc","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6393,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.82020192,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8662130832672119},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7304412126541138},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.7066352367401123},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.6586621999740601},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5732746124267578},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5702939033508301},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.49985218048095703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49641138315200806},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.42000287771224976},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3856484889984131},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33507266640663147},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33219826221466064},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3289735019207001},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07418304681777954}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8662130832672119},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7304412126541138},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7066352367401123},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.6586621999740601},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5732746124267578},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5702939033508301},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.49985218048095703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49641138315200806},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.42000287771224976},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3856484889984131},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33507266640663147},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33219826221466064},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3289735019207001},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07418304681777954},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3372780.3375558","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3372780.3375558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1968193130","https://openalex.org/W2023428606","https://openalex.org/W2118986737","https://openalex.org/W2121066557","https://openalex.org/W2148658001","https://openalex.org/W2148750424","https://openalex.org/W2535919346","https://openalex.org/W2746116296","https://openalex.org/W2789489838","https://openalex.org/W2899799513","https://openalex.org/W4234618292","https://openalex.org/W4255663212","https://openalex.org/W6825713691"],"related_works":["https://openalex.org/W431360389","https://openalex.org/W1998182654","https://openalex.org/W2003701703","https://openalex.org/W181065026","https://openalex.org/W2092309091","https://openalex.org/W2187051616","https://openalex.org/W2111804337","https://openalex.org/W4226230195","https://openalex.org/W1989617274","https://openalex.org/W2111698590"],"abstract_inverted_index":{"Multi-FPGA":[0],"system":[1,44,62],"is":[2,30,54,88],"a":[3,74],"popular":[4],"approach":[5],"to":[6,13,77],"achieve":[7],"hardware":[8,64,110],"acceleration":[9],"with":[10,32,117],"the":[11,19,33,40,48,67],"scalability":[12],"accommodate":[14],"large":[15],"designs.":[16],"To":[17,47],"overcome":[18],"connectivity":[20],"constraint":[21],"between":[22],"each":[23],"pair":[24],"of":[25,35,50,69,114],"FPGAs,":[26],"Time-division":[27],"multiplexing":[28],"(TDM)":[29],"adopted":[31],"expense":[34],"additional":[36],"delay":[37,106],"that":[38],"dominates":[39],"performance":[41,80],"on":[42,58],"multi-FPGA":[43,61,82],"based":[45],"emulator.":[46],"best":[49],"our":[51],"knowledge,":[52],"there":[53],"no":[55],"prior":[56],"work":[57,72],"partitioning":[59],"for":[60,81,95],"considering":[63,108],"configuration":[65,111],"and":[66,90,112],"impact":[68,113],"TDM.":[70],"This":[71],"proposes":[73],"partition":[75,120],"methodology":[76],"improve":[78],"timing":[79],"system.":[83],"Delay":[84],"introduced":[85],"by":[86],"TDM":[87,115],"estimated":[89],"optimized":[91],"using":[92],"look-up":[93],"table":[94],"better":[96],"efficiency.":[97],"Our":[98],"experimental":[99],"result":[100],"shows":[101],"43%":[102],"improvement":[103],"in":[104],"maximum":[105],"while":[107],"both":[109],"compared":[116],"cut":[118],"driven":[119],"approach.":[121]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}