{"id":"https://openalex.org/W3047709334","doi":"https://doi.org/10.1145/3370748.3406564","title":"A comprehensive methodology to determine optimal coherence interfaces for many-accelerator SoCs","display_name":"A comprehensive methodology to determine optimal coherence interfaces for many-accelerator SoCs","publication_year":2020,"publication_date":"2020-08-07","ids":{"openalex":"https://openalex.org/W3047709334","doi":"https://doi.org/10.1145/3370748.3406564","mag":"3047709334"},"language":"en","primary_location":{"id":"doi:10.1145/3370748.3406564","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3370748.3406564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.17863/cam.70329","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072298152","display_name":"Kshitij Bhardwaj","orcid":"https://orcid.org/0000-0001-7076-9251"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kshitij Bhardwaj","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091422392","display_name":"Marton Havasi","orcid":null},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Marton Havasi","raw_affiliation_strings":["University of Cambridge"],"affiliations":[{"raw_affiliation_string":"University of Cambridge","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101953376","display_name":"Yuan Yao","orcid":"https://orcid.org/0000-0001-7479-9263"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan Yao","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David M. Brooks","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102890597","display_name":"Jos\u00e9 Miguel Hern\u00e1ndez-Lobato","orcid":"https://orcid.org/0000-0001-7610-949X"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Miguel Hern\u00e1ndez-Lobato","raw_affiliation_strings":["University of Cambridge, UK"],"affiliations":[{"raw_affiliation_string":"University of Cambridge, UK","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5072298152"],"corresponding_institution_ids":["https://openalex.org/I2801851002"],"apc_list":null,"apc_paid":null,"fwci":0.9426,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73043846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"150"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8063237071037292},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.7958853244781494},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7122847437858582},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4587448239326477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42236456274986267},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.42113468050956726},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33883345127105713},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.26377201080322266},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24561160802841187},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20500338077545166},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.19720715284347534}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8063237071037292},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.7958853244781494},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7122847437858582},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4587448239326477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42236456274986267},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.42113468050956726},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33883345127105713},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.26377201080322266},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24561160802841187},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20500338077545166},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.19720715284347534},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1145/3370748.3406564","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3370748.3406564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},{"id":"pmh:oai:generic.eprints.org:1264005","is_oa":false,"landing_page_url":"http://publications.eng.cam.ac.uk/1264005/","pdf_url":null,"source":{"id":"https://openalex.org/S4406922847","display_name":"Cambridge University Engineering Department Publications Database","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference or Workshop Item"},{"id":"pmh:oai:www.repository.cam.ac.uk:1810/322875","is_oa":false,"landing_page_url":"https://www.repository.cam.ac.uk/handle/1810/322875","pdf_url":null,"source":{"id":"https://openalex.org/S4306401777","display_name":"Apollo (University of Cambridge)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I241749","host_organization_name":"University of Cambridge","host_organization_lineage":["https://openalex.org/I241749"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Object"},{"id":"doi:10.17863/cam.70329","is_oa":true,"landing_page_url":"https://doi.org/10.17863/cam.70329","pdf_url":null,"source":{"id":"https://openalex.org/S7407050737","display_name":"Apollo","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.17863/cam.70329","is_oa":true,"landing_page_url":"https://doi.org/10.17863/cam.70329","pdf_url":null,"source":{"id":"https://openalex.org/S7407050737","display_name":"Apollo","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3417205766","display_name":null,"funder_award_id":"CNS-1718160","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1553573873","https://openalex.org/W1746819321","https://openalex.org/W1974274517","https://openalex.org/W2012114780","https://openalex.org/W2019254738","https://openalex.org/W2090146827","https://openalex.org/W2104345864","https://openalex.org/W2131241448","https://openalex.org/W2147657366","https://openalex.org/W2162385899","https://openalex.org/W2192203593","https://openalex.org/W2561995440","https://openalex.org/W2884192408","https://openalex.org/W2884874829","https://openalex.org/W2899391615","https://openalex.org/W2900224194","https://openalex.org/W2950182411","https://openalex.org/W2973643951","https://openalex.org/W4211049957","https://openalex.org/W4234924654","https://openalex.org/W4249553981"],"related_works":["https://openalex.org/W986318368","https://openalex.org/W2000785801","https://openalex.org/W2384410913","https://openalex.org/W2352878646","https://openalex.org/W3017188964","https://openalex.org/W1975522091","https://openalex.org/W2929727597","https://openalex.org/W4256119818","https://openalex.org/W2140286994","https://openalex.org/W2491371952"],"abstract_inverted_index":{"Modern":[0],"systems-on-chip":[1],"(SoCs)":[2],"include":[3],"not":[4],"only":[5],"general-purpose":[6],"CPUs":[7],"but":[8],"also":[9],"specialized":[10],"hardware":[11],"accelerators.":[12],"Typically,":[13],"there":[14,43],"are":[15,54,121],"three":[16],"coherence":[17,52,71,83,116,138,144,166,179],"model":[18],"choices":[19],"to":[20,111,135,141],"integrate":[21],"an":[22,74],"accelerator":[23],"with":[24,31,154],"the":[25,32,57,81,86,114,124,160,176],"memory":[26],"hierarchy:":[27],"no":[28,143],"coherence,":[29],"coherent":[30],"last-level":[33],"cache":[34,38],"(LLC),":[35],"and":[36,76,92,98,145,172],"private":[37],"based":[39],"full":[40,146],"coherence.":[41,147],"However,":[42],"has":[44],"been":[45],"very":[46],"limited":[47],"research":[48],"on":[49,67],"finding":[50],"which":[51],"models":[53,84],"optimal":[55],"for":[56,73,85,118],"accelerators":[58,87],"of":[59,157],"a":[60,69,129,149],"complex":[61],"many-accelerator":[62],"SoC.":[63],"This":[64],"paper":[65],"focuses":[66],"determining":[68],"cost-aware":[70,115,165],"interface":[72],"SoC":[75,151],"its":[77],"target":[78],"application:":[79],"find":[80,113],"best":[82],"that":[88,107,120,168],"optimize":[89],"their":[90],"power":[91,173],"performance,":[93],"considering":[94],"both":[95],"workload":[96],"characteristics":[97],"system-level":[99],"contention.":[100],"A":[101],"novel":[102],"comprehensive":[103],"methodology":[104],"is":[105,133],"proposed":[106,161],"uses":[108],"Bayesian":[109],"optimization":[110],"efficiently":[112],"interfaces":[117,167],"SoCs":[119],"modeled":[122],"using":[123],"gem5-Aladdin":[125,132],"architectural":[126],"simulator.":[127],"For":[128,148],"complete":[130],"analysis,":[131],"extended":[134],"support":[136],"LLC":[137],"in":[139],"addition":[140],"already-supported":[142],"heterogeneous":[150],"targeting":[152],"applications":[153],"varying":[155],"amount":[156],"accelerator-level":[158],"parallelism,":[159],"framework":[162],"rapidly":[163],"finds":[164],"show":[169],"significant":[170],"performance":[171],"benefits":[174],"over":[175],"other":[177],"commonly-used":[178],"interfaces.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}