{"id":"https://openalex.org/W3048334473","doi":"https://doi.org/10.1145/3370748.3406551","title":"A 1.2-V, 1.8-GHz low-power PLL using a class-F VCO for driving 900-MHz SRD band SC-circuits","display_name":"A 1.2-V, 1.8-GHz low-power PLL using a class-F VCO for driving 900-MHz SRD band SC-circuits","publication_year":2020,"publication_date":"2020-08-07","ids":{"openalex":"https://openalex.org/W3048334473","doi":"https://doi.org/10.1145/3370748.3406551","mag":"3048334473"},"language":"en","primary_location":{"id":"doi:10.1145/3370748.3406551","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3370748.3406551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045404733","display_name":"Tim Schumacher","orcid":"https://orcid.org/0000-0003-0655-8243"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Tim Schumacher","raw_affiliation_strings":["Johannes Kepler University Linz, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081870196","display_name":"Markus Stadelmayer","orcid":"https://orcid.org/0000-0002-0751-2231"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Markus Stadelmayer","raw_affiliation_strings":["Johannes Kepler University Linz, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042490048","display_name":"Thomas Faseth","orcid":"https://orcid.org/0000-0003-1041-0954"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Thomas Faseth","raw_affiliation_strings":["Johannes Kepler University Linz, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074787144","display_name":"Harald Pretl","orcid":"https://orcid.org/0000-0003-1519-076X"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Harald Pretl","raw_affiliation_strings":["Johannes Kepler University Linz, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045404733"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.50740951,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.867190957069397},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.853989839553833},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7428693771362305},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7045231461524963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5696553587913513},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5114344954490662},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.47424688935279846},{"id":"https://openalex.org/keywords/harmonics","display_name":"Harmonics","score":0.4437772035598755},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.43253499269485474},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4167352318763733},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36554646492004395},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3369499444961548},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33445972204208374},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22890976071357727},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18500205874443054}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.867190957069397},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.853989839553833},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7428693771362305},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7045231461524963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5696553587913513},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5114344954490662},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.47424688935279846},{"id":"https://openalex.org/C188414643","wikidata":"https://www.wikidata.org/wiki/Q3001183","display_name":"Harmonics","level":3,"score":0.4437772035598755},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.43253499269485474},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4167352318763733},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36554646492004395},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3369499444961548},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33445972204208374},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22890976071357727},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18500205874443054}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3370748.3406551","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3370748.3406551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2023401960","https://openalex.org/W2046641314","https://openalex.org/W2052789460","https://openalex.org/W2069937829","https://openalex.org/W2088606459","https://openalex.org/W2091366472","https://openalex.org/W2098907338","https://openalex.org/W2109118668","https://openalex.org/W2118415475","https://openalex.org/W2123475515","https://openalex.org/W2124310059","https://openalex.org/W2340429540","https://openalex.org/W2503156638","https://openalex.org/W2521349449","https://openalex.org/W2739958934","https://openalex.org/W2742346772","https://openalex.org/W2900321089"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2976219355","https://openalex.org/W2061664740","https://openalex.org/W2540766993","https://openalex.org/W2089131288","https://openalex.org/W1600405202","https://openalex.org/W2619153394","https://openalex.org/W2911266525","https://openalex.org/W1486070987","https://openalex.org/W2086169776"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,27,37,50,67,90,113,117,128,139,142,152,163,169],"1.6":[4],"GHz":[5,8],"to":[6,43,73],"2":[7,12],"integer":[9],"PLL":[10,140],"with":[11,134,141],"MHz":[13,97,100,160,171],"stepping,":[14],"which":[15,56],"is":[16,40,54,121],"optimized":[17],"for":[18,108],"driving":[19],"low-power":[20],"180":[21,130],"nm":[22,131],"switched-capacitor":[23],"(SC)":[24],"circuits":[25],"at":[26,95,158],"1.2":[28],"V":[29],"supply.":[30],"To":[31],"reduce":[32],"the":[33,48,81,86],"overall":[34],"power":[35,69,145],"consumption,":[36],"class-F":[38],"VCO":[39],"implemented.":[41],"Due":[42],"enriched":[44],"odd":[45],"harmonics":[46],"of":[47,119,147,155],"oscillator,":[49],"rectangular":[51,63],"oscillator":[52,82],"signal":[53,64,93],"generated,":[55],"allows":[57],"omitting":[58],"output":[59],"buffering":[60],"stages.":[61],"The":[62],"results":[65],"in":[66,127],"lowered":[68],"consumption":[70,146],"and":[71,77,98,137,162],"enables":[72],"directly":[74],"drive":[75],"SC-filters":[76],"an":[78],"RF-divider":[79,88],"using":[80],"signal.":[83],"In":[84],"addition,":[85],"proposed":[87],"includes":[89],"differential":[91],"4-phase":[92],"generation":[94],"868":[96],"915":[99],"SRD":[101],"band":[102],"frequencies":[103],"that":[104],"can":[105],"be":[106],"used":[107],"complex":[109],"modulation":[110],"schemes.":[111],"With":[112],"fully":[114],"integrated":[115],"loop-filter,":[116],"maximum":[118],"integration":[120],"achieved.":[122],"A":[123],"test-chip":[124],"was":[125],"manufactured":[126],"1P6M":[129],"CMOS":[132],"technology":[133],"triple-well":[135],"option":[136],"confirms":[138],"total":[143],"active":[144],"4.1":[148],"mW.":[149],"It":[150],"achieves":[151],"phase":[153],"noise":[154],"-111":[156],"dBc/Hz":[157],"1":[159,170],"offset":[161],"-42":[164],"dBc":[165],"spurious":[166],"response":[167],"from":[168],"reference.":[172]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}