{"id":"https://openalex.org/W2999896544","doi":"https://doi.org/10.1145/3365994","title":"LBNoC","display_name":"LBNoC","publication_year":2020,"publication_date":"2020-01-15","ids":{"openalex":"https://openalex.org/W2999896544","doi":"https://doi.org/10.1145/3365994","mag":"2999896544"},"language":"en","primary_location":{"id":"doi:10.1145/3365994","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3365994","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079634639","display_name":"Khyamling Parane","orcid":"https://orcid.org/0000-0003-4176-4640"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Khyamling Parane","raw_affiliation_strings":["SPARK Lab, Dept. of CSE, NIT Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPARK Lab, Dept. of CSE, NIT Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028650551","display_name":"Prabhu Prasad B M","orcid":null},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prabhu Prasad B M","raw_affiliation_strings":["SPARK Lab, Dept. of CSE, NIT Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPARK Lab, Dept. of CSE, NIT Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004440264","display_name":"Basavaraj Talawar","orcid":"https://orcid.org/0000-0001-5054-3124"},"institutions":[{"id":"https://openalex.org/I11880225","display_name":"National Institute of Technology Karnataka","ror":"https://ror.org/01hz4v948","country_code":"IN","type":"education","lineage":["https://openalex.org/I11880225"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Basavaraj Talawar","raw_affiliation_strings":["SPARK Lab, Dept. of CSE, NIT Karnataka, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SPARK Lab, Dept. of CSE, NIT Karnataka, India","institution_ids":["https://openalex.org/I11880225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I11880225"],"apc_list":null,"apc_paid":null,"fwci":0.9725,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77047481,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"1","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8393218517303467},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8317373991012573},{"id":"https://openalex.org/keywords/one-armed-router","display_name":"One-armed router","score":0.7029926180839539},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.6583932638168335},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.6098126173019409},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6009398698806763},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5418376326560974},{"id":"https://openalex.org/keywords/core-router","display_name":"Core router","score":0.5184535384178162},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5182200074195862},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49009761214256287},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4696578085422516},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.46223077178001404},{"id":"https://openalex.org/keywords/metrics","display_name":"Metrics","score":0.45705318450927734},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.44840458035469055},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4227627217769623},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34422942996025085},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2899026870727539},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.23967784643173218}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8393218517303467},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8317373991012573},{"id":"https://openalex.org/C152174988","wikidata":"https://www.wikidata.org/wiki/Q7092301","display_name":"One-armed router","level":3,"score":0.7029926180839539},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.6583932638168335},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.6098126173019409},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6009398698806763},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5418376326560974},{"id":"https://openalex.org/C86726114","wikidata":"https://www.wikidata.org/wiki/Q5170211","display_name":"Core router","level":3,"score":0.5184535384178162},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5182200074195862},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49009761214256287},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4696578085422516},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.46223077178001404},{"id":"https://openalex.org/C195780805","wikidata":"https://www.wikidata.org/wiki/Q1535986","display_name":"Metrics","level":5,"score":0.45705318450927734},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.44840458035469055},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4227627217769623},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34422942996025085},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2899026870727539},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.23967784643173218},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3365994","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3365994","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1993004420","https://openalex.org/W2023902395","https://openalex.org/W2059462720","https://openalex.org/W2061786265","https://openalex.org/W2097560795","https://openalex.org/W2099399959","https://openalex.org/W2104674486","https://openalex.org/W2106182601","https://openalex.org/W2112441694","https://openalex.org/W2141777938","https://openalex.org/W2160610190","https://openalex.org/W2172087434","https://openalex.org/W2204870480","https://openalex.org/W2291096017","https://openalex.org/W2752980382","https://openalex.org/W2795260458","https://openalex.org/W2896951946","https://openalex.org/W2900807762","https://openalex.org/W2911984139","https://openalex.org/W2942591902","https://openalex.org/W2950046899","https://openalex.org/W3003842159","https://openalex.org/W4253795537","https://openalex.org/W4255681033"],"related_works":["https://openalex.org/W2084287588","https://openalex.org/W2013729863","https://openalex.org/W4212914479","https://openalex.org/W2138410650","https://openalex.org/W1524510116","https://openalex.org/W2520334714","https://openalex.org/W2461584513","https://openalex.org/W2560886726","https://openalex.org/W2560205416","https://openalex.org/W2181632526"],"abstract_inverted_index":{"An":[0],"FPGA-based":[1],"Network-on-Chip":[2],"(NoC)":[3],"using":[4],"a":[5,9],"low-latency":[6],"router":[7,34,65,108],"with":[8,25,68],"look-ahead":[10],"bypass":[11],"(LBNoC)":[12],"is":[13,66,149,163],"discussed":[14],"in":[15,56],"this":[16],"article.":[17],"The":[18,29,63,102,123,140,160],"proposed":[19],"design":[20,58,98],"targets":[21],"the":[22,57,60,69,97,113,134,145,155,169],"optimized":[23],"area":[24],"improved":[26],"network":[27,70],"performance.":[28],"techniques":[30],"such":[31],"as":[32],"single-cycle":[33],"bypass,":[35],"adaptive":[36],"routing":[37,74,90],"module,":[38],"parallel":[39],"Virtual":[40],"Channel":[41],"(VC),":[42],"and":[43,50,83,128,136,151,157,165,171],"Switch":[44],"allocation,":[45],"combined":[46],"virtual":[47],"cut":[48],"through":[49],"wormhole":[51],"switching,":[52],"have":[53,109],"been":[54,93,110],"employed":[55,94],"of":[59,81,99,106,144],"LBNoC":[61,64,124,146,161],"router.":[62],"parameterizable":[67],"topology,":[71],"traffic":[72],"patterns,":[73],"algorithms,":[75],"buffer":[76,78,104],"depth,":[77],"width,":[79],"number":[80],"VCs,":[82],"I/O":[84],"ports":[85],"being":[86],"configurable.":[87],"A":[88],"table-based":[89],"algorithm":[91],"has":[92],"to":[95,119],"support":[96],"custom":[100],"topologies.":[101],"input":[103],"modules":[105],"NoC":[107,138,147,173],"mapped":[111],"on":[112],"FPGA":[114],"Block":[115],"RAM":[116],"hard":[117],"blocks":[118],"utilize":[120],"resources":[121,132],"efficiently.":[122],"architecture":[125,148,162],"consumes":[126],"4.5%":[127],"27.1%":[129],"fewer":[130],"hardware":[131],"than":[133,154,168],"ProNoC":[135,158,170],"CONNECT":[137,156,172],"architectures.":[139,159],"average":[141],"packet":[142],"latency":[143],"30%":[150],"15%":[152],"lower":[153],"1.15\u00d7":[164],"1.18\u00d7":[166],"faster":[167],"frameworks.":[174]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2020-01-23T00:00:00"}