{"id":"https://openalex.org/W2987230651","doi":"https://doi.org/10.1145/3365137.3365396","title":"Cache-Line Transactions","display_name":"Cache-Line Transactions","publication_year":2019,"publication_date":"2019-10-27","ids":{"openalex":"https://openalex.org/W2987230651","doi":"https://doi.org/10.1145/3365137.3365396","mag":"2987230651"},"language":"en","primary_location":{"id":"doi:10.1145/3365137.3365396","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3365137.3365396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th Workshop on Programming Languages and Operating Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011771790","display_name":"Marcel K\u00f6ppen","orcid":"https://orcid.org/0000-0002-8674-1760"},"institutions":[{"id":"https://openalex.org/I170658231","display_name":"Osnabr\u00fcck University","ror":"https://ror.org/04qmmjx98","country_code":"DE","type":"education","lineage":["https://openalex.org/I170658231"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcel K\u00f6ppen","raw_affiliation_strings":["Osnabr\u00fcck University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Osnabr\u00fcck University, Germany","institution_ids":["https://openalex.org/I170658231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044558517","display_name":"Jana Traue","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jana Traue","raw_affiliation_strings":["BTU Cottbus, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BTU Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043077856","display_name":"Christoph Borchert","orcid":"https://orcid.org/0009-0000-8811-8537"},"institutions":[{"id":"https://openalex.org/I170658231","display_name":"Osnabr\u00fcck University","ror":"https://ror.org/04qmmjx98","country_code":"DE","type":"education","lineage":["https://openalex.org/I170658231"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christoph Borchert","raw_affiliation_strings":["Osnabr\u00fcck University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Osnabr\u00fcck University, Germany","institution_ids":["https://openalex.org/I170658231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036970752","display_name":"J\u00f6rg Nolte","orcid":null},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J\u00f6rg Nolte","raw_affiliation_strings":["BTU Cottbus, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"BTU Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064795460","display_name":"Olaf Spinczyk","orcid":"https://orcid.org/0000-0001-9469-2367"},"institutions":[{"id":"https://openalex.org/I170658231","display_name":"Osnabr\u00fcck University","ror":"https://ror.org/04qmmjx98","country_code":"DE","type":"education","lineage":["https://openalex.org/I170658231"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Olaf Spinczyk","raw_affiliation_strings":["Osnabr\u00fcck University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Osnabr\u00fcck University, Germany","institution_ids":["https://openalex.org/I170658231"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6471,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62732129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"46","issue":null,"first_page":"38","last_page":"44"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8306289911270142},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.7302693724632263},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.7251611948013306},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5892947316169739},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.5009808540344238},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4976229965686798},{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.46286827325820923},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46246808767318726},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.42067769169807434},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3070048987865448},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.2964499592781067},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.22297629714012146},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.19801664352416992},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1953202486038208}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8306289911270142},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.7302693724632263},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.7251611948013306},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5892947316169739},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.5009808540344238},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4976229965686798},{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.46286827325820923},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46246808767318726},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.42067769169807434},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3070048987865448},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.2964499592781067},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.22297629714012146},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.19801664352416992},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1953202486038208},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.0},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3365137.3365396","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3365137.3365396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th Workshop on Programming Languages and Operating Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W154507433","https://openalex.org/W308775487","https://openalex.org/W1422898865","https://openalex.org/W1437323374","https://openalex.org/W1567210335","https://openalex.org/W1571391756","https://openalex.org/W1865162546","https://openalex.org/W1965912002","https://openalex.org/W1992755462","https://openalex.org/W2041135949","https://openalex.org/W2113637091","https://openalex.org/W2114482828","https://openalex.org/W2116659133","https://openalex.org/W2150662965","https://openalex.org/W2157808045","https://openalex.org/W2164996477","https://openalex.org/W2164999122","https://openalex.org/W2171888576","https://openalex.org/W2293628184","https://openalex.org/W2333451476","https://openalex.org/W2410477657","https://openalex.org/W2433709474","https://openalex.org/W2604283882","https://openalex.org/W2610308442","https://openalex.org/W2614027403","https://openalex.org/W2619840102","https://openalex.org/W3105307055","https://openalex.org/W3139113340","https://openalex.org/W4241595689","https://openalex.org/W4247352113","https://openalex.org/W4252067096","https://openalex.org/W4254305400"],"related_works":["https://openalex.org/W4231356583","https://openalex.org/W2340802324","https://openalex.org/W2220172223","https://openalex.org/W2129954301","https://openalex.org/W2485415552","https://openalex.org/W2809197319","https://openalex.org/W2022241517","https://openalex.org/W2905055179","https://openalex.org/W2023867009","https://openalex.org/W2149086335"],"abstract_inverted_index":{"With":[0],"the":[1],"availability":[2],"of":[3,9],"systems":[4],"that":[5,22],"contain":[6],"large":[7],"amounts":[8],"byte-addressable":[10],"non-volatile":[11],"memory":[12,43],"(NVRAM),":[13],"there":[14],"is":[15,39],"a":[16,27],"growing":[17],"need":[18],"for":[19,61],"data":[20,35,51,62],"structures":[21],"can":[23],"be":[24,32,55],"mapped":[25],"into":[26],"process's":[28],"address":[29],"space":[30],"and":[31,48],"used":[33],"without":[34],"(de-)serialization.":[36],"While":[37],"NVRAM":[38],"able":[40],"to":[41,54],"retain":[42],"contents":[44],"during":[45],"system":[46],"failure":[47],"power":[49],"loss,":[50],"consistency":[52],"has":[53],"preserved":[56],"by":[57],"using":[58],"transactional":[59],"operations":[60],"manipulation.":[63]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}