{"id":"https://openalex.org/W2979502960","doi":"https://doi.org/10.1145/3358220","title":"FPGA Stream-Monitoring of Real-time Properties","display_name":"FPGA Stream-Monitoring of Real-time Properties","publication_year":2019,"publication_date":"2019-10-08","ids":{"openalex":"https://openalex.org/W2979502960","doi":"https://doi.org/10.1145/3358220","mag":"2979502960"},"language":"en","primary_location":{"id":"doi:10.1145/3358220","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3358220","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014234993","display_name":"Jan Baumeister","orcid":"https://orcid.org/0000-0002-8891-7483"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Baumeister","raw_affiliation_strings":["Saarland University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Saarland University, Germany","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048189898","display_name":"Bernd Finkbeiner","orcid":"https://orcid.org/0000-0002-4280-8441"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernd Finkbeiner","raw_affiliation_strings":["Saarland University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Saarland University, Germany","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080353657","display_name":"Maximilian Schwenger","orcid":"https://orcid.org/0000-0002-2091-7575"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Maximilian Schwenger","raw_affiliation_strings":["Saarland University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Saarland University, Germany","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047901628","display_name":"Hazem Torfah","orcid":"https://orcid.org/0000-0002-9628-1200"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hazem Torfah","raw_affiliation_strings":["Saarland University, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Saarland University, Germany","institution_ids":["https://openalex.org/I91712215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91712215"],"apc_list":null,"apc_paid":null,"fwci":3.2347,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.92848947,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"18","issue":"5s","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8894663453102112},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7103046178817749},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6193327903747559},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5740042328834534},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5718231201171875},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44650036096572876},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3508146405220032},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2024872601032257}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8894663453102112},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7103046178817749},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6193327903747559},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5740042328834534},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5718231201171875},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44650036096572876},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3508146405220032},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2024872601032257}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3358220","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3358220","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1571407716","display_name":null,"funder_award_id":"683300","funder_id":"https://openalex.org/F4320338352","funder_display_name":"FP7 Ideas: European Research Council"},{"id":"https://openalex.org/G890954746","display_name":"TRR 248: Grundlagen verst\u00e4ndlicher SoftwareSysteme  f\u00fcr eine nachvollziehbare cyberphysische Welt","funder_award_id":"389792660","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320338352","display_name":"FP7 Ideas: European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W828139470","https://openalex.org/W1483606732","https://openalex.org/W1538818040","https://openalex.org/W1540883472","https://openalex.org/W1547304883","https://openalex.org/W1600766624","https://openalex.org/W1740522204","https://openalex.org/W1944073140","https://openalex.org/W1995969393","https://openalex.org/W2023808162","https://openalex.org/W2026629052","https://openalex.org/W2028637393","https://openalex.org/W2081938726","https://openalex.org/W2101717554","https://openalex.org/W2101931376","https://openalex.org/W2105167627","https://openalex.org/W2113012730","https://openalex.org/W2156993372","https://openalex.org/W2158584720","https://openalex.org/W2160146193","https://openalex.org/W2170823892","https://openalex.org/W2182828685","https://openalex.org/W2267240189","https://openalex.org/W2523125815","https://openalex.org/W2527848008","https://openalex.org/W2751867703","https://openalex.org/W2767243782","https://openalex.org/W2767407758","https://openalex.org/W2899534862","https://openalex.org/W2899781265","https://openalex.org/W2961558634","https://openalex.org/W3021447659","https://openalex.org/W4248340187"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2042515040","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2101296662","https://openalex.org/W2390807153","https://openalex.org/W2363944576"],"abstract_inverted_index":{"An":[0,150],"essential":[1],"part":[2],"of":[3,10,53,117,152,179],"cyber-physical":[4],"systems":[5,16,161],"is":[6,111,154],"the":[7,35,60,71,74,128,176,186,190],"online":[8],"evaluation":[9],"real-time":[11,120],"data":[12,26],"streams.":[13],"Especially":[14],"in":[15,37,159,169],"that":[17],"are":[18,82],"intrinsically":[19],"safety-critical,":[20],"a":[21,38,42,49,112,141,147,155,170],"dedicated":[22],"monitoring":[23,81,97],"component":[24],"inspecting":[25],"streams":[27],"to":[28,45,80,86,143,175],"detect":[29],"problems":[30],"at":[31],"runtime":[32],"greatly":[33],"increases":[34,185],"confidence":[36],"safe":[39],"execution.":[40],"Such":[41],"monitor":[43,191],"needs":[44],"be":[46],"based":[47],"on":[48,67,73,89,127],"specification":[50,104,114],"language":[51,115],"capable":[52,116],"expressing":[54,118],"complex,":[55],"high-level":[56],"properties":[57,121],"using":[58],"only":[59],"accessible":[61],"low-level":[62],"signals.":[63],"Moreover,":[64],"tight":[65],"constraints":[66],"computational":[68],"resources":[69],"exacerbate":[70],"requirements":[72],"monitor.":[75],"Thus,":[76],"several":[77],"existing":[78,160],"approaches":[79],"not":[83],"applicable":[84],"due":[85],"their":[87],"dependence":[88],"an":[90,95,101,124,144],"operating":[91],"system.":[92],"We":[93],"present":[94],"FPGA-based":[96],"approach":[98],"by":[99],"compiling":[100],"RTL":[102,109,180],"ola":[103,110,181],"into":[105],"synthesizable":[106],"VHDL":[107],"code.":[108],"stream-based":[113],"complex":[119],"while":[122],"providing":[123],"upper":[125],"bound":[126,138],"execution":[129],"time":[130],"and":[131,162],"memory":[132,137],"requirements.":[133],"The":[134,166],"statically":[135],"determined":[136],"allows":[139],"for":[140],"compilation":[142,167],"FPGA":[145],"with":[146],"fixed":[148],"size.":[149],"advantage":[151],"FPGAs":[153],"simple":[156],"integration":[157],"process":[158],"superb":[163],"executing":[164],"time.":[165],"results":[168],"highly":[171],"parallel":[172],"implementation":[173],"thanks":[174],"modular":[177],"nature":[178],"specifications.":[182],"This":[183],"further":[184],"maximal":[187],"event":[188],"rate":[189],"can":[192],"handle.":[193]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}
