{"id":"https://openalex.org/W2982726777","doi":"https://doi.org/10.1145/3357526.3357561","title":"Design for ReRAM-based main-memory architectures","display_name":"Design for ReRAM-based main-memory architectures","publication_year":2019,"publication_date":"2019-09-30","ids":{"openalex":"https://openalex.org/W2982726777","doi":"https://doi.org/10.1145/3357526.3357561","mag":"2982726777"},"language":"en","primary_location":{"id":"doi:10.1145/3357526.3357561","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3357526.3357561","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3357526.3357561","source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3357526.3357561","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060574158","display_name":"Meenatchi Jagasivamani","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Meenatchi Jagasivamani","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078737041","display_name":"Candace Walden","orcid":"https://orcid.org/0000-0003-0367-1179"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Candace Walden","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056256361","display_name":"Devesh Singh","orcid":"https://orcid.org/0000-0002-0894-0852"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Devesh Singh","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017493298","display_name":"Luyi Kang","orcid":"https://orcid.org/0009-0001-8510-5551"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luyi Kang","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100735522","display_name":"Shang Li","orcid":"https://orcid.org/0000-0002-6374-394X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shang Li","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007682067","display_name":"Mehdi Asnaashari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mehdi Asnaashari","raw_affiliation_strings":["Crossbar, Inc"],"affiliations":[{"raw_affiliation_string":"Crossbar, Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059912566","display_name":"Sylvain Dubois","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sylvain Dubois","raw_affiliation_strings":["Crossbar, Inc"],"affiliations":[{"raw_affiliation_string":"Crossbar, Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042239243","display_name":"Donald Yeung","orcid":"https://orcid.org/0000-0003-0341-2644"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald Yeung","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["University of Maryland"],"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5060574158"],"corresponding_institution_ids":["https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":0.6051,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.69867918,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"342","last_page":"350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8766663074493408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.727651059627533},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.7152392864227295},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.6696208119392395},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.6306682825088501},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5954748392105103},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5867062211036682},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5565445423126221},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.5563833117485046},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5299162864685059},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4838515818119049},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.46462827920913696},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4323081970214844},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.42917749285697937},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41444724798202515},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4133407175540924},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31345629692077637},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12902876734733582},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10168111324310303},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07804045081138611}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8766663074493408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.727651059627533},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.7152392864227295},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.6696208119392395},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.6306682825088501},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5954748392105103},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5867062211036682},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5565445423126221},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.5563833117485046},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5299162864685059},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4838515818119049},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.46462827920913696},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4323081970214844},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.42917749285697937},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41444724798202515},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4133407175540924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31345629692077637},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12902876734733582},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10168111324310303},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07804045081138611}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3357526.3357561","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3357526.3357561","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3357526.3357561","source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3357526.3357561","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3357526.3357561","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3357526.3357561","source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1579826953","display_name":null,"funder_award_id":"FA8075-14-D-0002-0007","funder_id":"https://openalex.org/F4320306078","funder_display_name":"U.S. Department of Defense"},{"id":"https://openalex.org/G3130877455","display_name":null,"funder_award_id":"FA8075-14-D-0002-0007, TAT 15-1158","funder_id":"https://openalex.org/F4320306078","funder_display_name":"U.S. Department of Defense"},{"id":"https://openalex.org/G4354067049","display_name":null,"funder_award_id":"FA8075-14-D-0002","funder_id":"https://openalex.org/F4320306078","funder_display_name":"U.S. Department of Defense"}],"funders":[{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2982726777.pdf","grobid_xml":"https://content.openalex.org/works/W2982726777.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1969908552","https://openalex.org/W1981321271","https://openalex.org/W2013028205","https://openalex.org/W2020003503","https://openalex.org/W2058085140","https://openalex.org/W2155971026","https://openalex.org/W2193198328","https://openalex.org/W2345946198","https://openalex.org/W2485412435","https://openalex.org/W2534302924","https://openalex.org/W2537959404","https://openalex.org/W2907563276","https://openalex.org/W6722346741"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2079019992","https://openalex.org/W4232117715","https://openalex.org/W63036740","https://openalex.org/W2340699851","https://openalex.org/W1030357071","https://openalex.org/W2903040985","https://openalex.org/W4238754064","https://openalex.org/W1967915914","https://openalex.org/W2179396575"],"abstract_inverted_index":{"With":[0],"the":[1,10,26,43,55,65,69,76,96],"anticipated":[2],"scaling":[3],"issues":[4],"of":[5,36,54,78,93],"DRAM":[6],"memory":[7,20,28,44,70,80,99],"technology":[8],"and":[9,16,58,98,101],"increased":[11],"need":[12],"for":[13,25,52,89],"higher":[14],"density":[15,77,108],"bandwidth,":[17],"several":[18],"alternative":[19],"technologies":[21],"are":[22],"being":[23],"explored":[24],"main":[27],"system.":[29],"One":[30],"promising":[31],"candidate":[32],"is":[33],"a":[34,90],"variation":[35],"Resistive":[37],"Random-Access":[38],"Memory":[39],"(ReRAM)":[40],"which":[41],"implements":[42],"bit-cells":[45],"on":[46,64],"Back-End-of-Line":[47],"(BEOL)":[48],"layers.":[49],"This":[50,85],"allows":[51,88],"fabrication":[53],"processor":[56,97],"logic":[57],"ReRAM":[59],"main-memory":[60],"to":[61,83],"be":[62,73],"implemented":[63],"same":[66],"chip.":[67],"As":[68],"cells":[71],"can":[72],"stacked":[74],"vertically,":[75],"this":[79],"also":[81],"scales":[82],"1-4F2.":[84],"tight":[86],"integration":[87],"high":[91],"amount":[92],"parallelism":[94],"between":[95],"systems":[100],"delivers":[102],"low":[103],"access":[104],"granularity":[105],"without":[106],"sacrificing":[107],"or":[109],"bandwidth.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}