{"id":"https://openalex.org/W2986781740","doi":"https://doi.org/10.1145/3357526.3357555","title":"Scaling the capacity of memory systems; evolution and key approaches","display_name":"Scaling the capacity of memory systems; evolution and key approaches","publication_year":2019,"publication_date":"2019-09-30","ids":{"openalex":"https://openalex.org/W2986781740","doi":"https://doi.org/10.1145/3357526.3357555","mag":"2986781740"},"language":"en","primary_location":{"id":"doi:10.1145/3357526.3357555","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3357526.3357555","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/en/publications/755eccfe-fe91-4bb9-a91b-ae3ee9603d8d","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057420943","display_name":"Kyriakos Paraskevas","orcid":"https://orcid.org/0000-0002-9101-2730"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Kyriakos Paraskevas","raw_affiliation_strings":["University of Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037013475","display_name":"Andrew Attwood","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andrew Attwood","raw_affiliation_strings":["University of Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026069638","display_name":"Mikel Luj\u00e1n","orcid":"https://orcid.org/0000-0002-0842-1083"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mikel Luj\u00e1n","raw_affiliation_strings":["University of Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103189045","display_name":"John Goodacre","orcid":"https://orcid.org/0000-0002-7920-8028"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Goodacre","raw_affiliation_strings":["University of Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"University of Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057420943"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.7406,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70408809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"235","last_page":"249"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workaround","display_name":"Workaround","score":0.8465156555175781},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8012036085128784},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.663854718208313},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5487039685249329},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4772762656211853},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4645054042339325},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.46113431453704834},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4509928524494171},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4447854459285736},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.44259461760520935},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4375571012496948},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3594139814376831},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3056297302246094},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2896883487701416},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.15760844945907593},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14088016748428345},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10660192370414734}],"concepts":[{"id":"https://openalex.org/C194541083","wikidata":"https://www.wikidata.org/wiki/Q457174","display_name":"Workaround","level":2,"score":0.8465156555175781},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8012036085128784},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.663854718208313},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5487039685249329},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4772762656211853},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4645054042339325},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.46113431453704834},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4509928524494171},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4447854459285736},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.44259461760520935},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4375571012496948},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3594139814376831},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3056297302246094},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2896883487701416},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.15760844945907593},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14088016748428345},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10660192370414734},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3357526.3357555","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3357526.3357555","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire/755eccfe-fe91-4bb9-a91b-ae3ee9603d8d","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/755eccfe-fe91-4bb9-a91b-ae3ee9603d8d","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Paraskevas, K, Attwood, A, Luj\u00e1n, M & Goodacre, J 2019, Scaling the Capacity of Memory Systems; Evolution and Key Approaches. in Proceedings of the International Symposium on Memory Systems, MEMSYS 2019. Association for Computing Machinery, Washington, District of Columbia \u2014 September 30 - October 03, 2019. https://doi.org/10.1145/3357526.3357555","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/755eccfe-fe91-4bb9-a91b-ae3ee9603d8d","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/755eccfe-fe91-4bb9-a91b-ae3ee9603d8d","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Paraskevas, K, Attwood, A, Luj\u00e1n, M & Goodacre, J 2019, Scaling the Capacity of Memory Systems; Evolution and Key Approaches. in Proceedings of the International Symposium on Memory Systems, MEMSYS 2019. Association for Computing Machinery, Washington, District of Columbia \u2014 September 30 - October 03, 2019. https://doi.org/10.1145/3357526.3357555","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3677188838","display_name":null,"funder_award_id":"Horizon 2020 Framework Programme for Research","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4056190834","display_name":null,"funder_award_id":"754337","funder_id":"https://openalex.org/F4320338336","funder_display_name":"H2020 Future and Emerging Technologies"},{"id":"https://openalex.org/G7128007365","display_name":null,"funder_award_id":"754337","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8318064016","display_name":null,"funder_award_id":"Horizon","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8625595247","display_name":null,"funder_award_id":"754337","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338336","display_name":"H2020 Future and Emerging Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W54368562","https://openalex.org/W95608104","https://openalex.org/W193794181","https://openalex.org/W1532546444","https://openalex.org/W1542985837","https://openalex.org/W1551401333","https://openalex.org/W1915019682","https://openalex.org/W1983096721","https://openalex.org/W1983957744","https://openalex.org/W1987201308","https://openalex.org/W1990305761","https://openalex.org/W2008620714","https://openalex.org/W2010216838","https://openalex.org/W2012313745","https://openalex.org/W2014966316","https://openalex.org/W2024437592","https://openalex.org/W2026247162","https://openalex.org/W2029601347","https://openalex.org/W2068993993","https://openalex.org/W2089743647","https://openalex.org/W2090032487","https://openalex.org/W2090409324","https://openalex.org/W2100913437","https://openalex.org/W2114262241","https://openalex.org/W2132260309","https://openalex.org/W2135875530","https://openalex.org/W2140300123","https://openalex.org/W2143735664","https://openalex.org/W2149886445","https://openalex.org/W2150871235","https://openalex.org/W2151460056","https://openalex.org/W2153542145","https://openalex.org/W2158453890","https://openalex.org/W2158587304","https://openalex.org/W2162009815","https://openalex.org/W2166020518","https://openalex.org/W2168972302","https://openalex.org/W2255900991","https://openalex.org/W2268743548","https://openalex.org/W2280574045","https://openalex.org/W2474451066","https://openalex.org/W2521589984","https://openalex.org/W2545481261","https://openalex.org/W2622148586","https://openalex.org/W2627851930","https://openalex.org/W2739705857","https://openalex.org/W2759053375","https://openalex.org/W2762250520","https://openalex.org/W2794977253","https://openalex.org/W2799357995","https://openalex.org/W2893890288","https://openalex.org/W2898831837","https://openalex.org/W2907563276","https://openalex.org/W2908349016","https://openalex.org/W2937269243","https://openalex.org/W2992250777","https://openalex.org/W6602162681"],"related_works":["https://openalex.org/W2047684617","https://openalex.org/W1575240748","https://openalex.org/W2096506606","https://openalex.org/W1975698617","https://openalex.org/W2145484885","https://openalex.org/W2168550483","https://openalex.org/W4389371524","https://openalex.org/W3180803030","https://openalex.org/W4281569059","https://openalex.org/W1959889508"],"abstract_inverted_index":{"The":[0,77],"demand":[1,21],"on":[2,105],"memory":[3,35,51,71,89],"capacity":[4,52],"from":[5],"applications":[6],"has":[7,45],"always":[8],"challenged":[9],"the":[10,23,31,65,102,110],"available":[11],"technologies.":[12],"It":[13],"is":[14],"therefore":[15],"important":[16],"to":[17,30,47,100,117],"understand":[18],"that":[19,121],"this":[20,50,57,128],"and":[22,37,114],"consequential":[24],"limitations":[25,60],"in":[26,56],"various":[27,118],"aspects":[28],"led":[29,116],"appearance":[32],"of":[33,67,79,93],"new":[34,75],"technologies":[36],"system":[38,88,112,125],"designs.":[39],"Fundamentally,":[40],"not":[41],"a":[42,106],"single":[43,107],"solution":[44],"managed":[46],"fully":[48],"solve":[49],"challenge.":[53],"As":[54],"argued":[55],"survey":[58],"paper,":[59],"by":[61,90],"physical":[62,103],"laws":[63],"make":[64],"effort":[66],"expanding":[68],"local":[69],"off-chip":[70],"impossible":[72],"without":[73],"adopting":[74],"approaches.":[76],"concept":[78],"Non":[80],"Unified":[81],"Memory":[82],"Access":[83],"(NUMA)":[84],"architecture":[85],"provides":[86],"more":[87],"using":[91,127],"pools":[92],"processors,":[94],"each":[95],"with":[96],"their":[97],"own":[98],"memories,":[99],"workaround":[101],"constraints":[104],"processor,":[108],"but":[109],"additional":[111],"complexities":[113],"costs":[115],"scalability":[119],"issues":[120],"deter":[122],"any":[123],"further":[124],"expansion":[126],"method.":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-13T07:58:08.660418","created_date":"2025-10-10T00:00:00"}