{"id":"https://openalex.org/W2985052895","doi":"https://doi.org/10.1145/3357526.3357534","title":"LLAMA - automatic memory allocations","display_name":"LLAMA - automatic memory allocations","publication_year":2019,"publication_date":"2019-09-30","ids":{"openalex":"https://openalex.org/W2985052895","doi":"https://doi.org/10.1145/3357526.3357534","mag":"2985052895"},"language":"en","primary_location":{"id":"doi:10.1145/3357526.3357534","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3357526.3357534","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079613891","display_name":"Derrick Greenspan","orcid":"https://orcid.org/0000-0001-9425-0681"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Derrick Greenspan","raw_affiliation_strings":["University of Central Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Central Florida","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5079613891"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.4314,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.53294327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"363","last_page":"372"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8055546879768372},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5970208644866943},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5878072381019592},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5853155255317688},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5502307415008545},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5500178337097168},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5455025434494019},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5171172618865967},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4805331826210022},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4381033182144165},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43198874592781067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4279298782348633},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31687605381011963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24857425689697266}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8055546879768372},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5970208644866943},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5878072381019592},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5853155255317688},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5502307415008545},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5500178337097168},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5455025434494019},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5171172618865967},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4805331826210022},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4381033182144165},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43198874592781067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4279298782348633},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31687605381011963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24857425689697266}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3357526.3357534","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3357526.3357534","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1567210335","https://openalex.org/W1991637091","https://openalex.org/W2016712354","https://openalex.org/W2021583529","https://openalex.org/W2028802049","https://openalex.org/W2055782529","https://openalex.org/W2057218453","https://openalex.org/W2091240289","https://openalex.org/W2107896125","https://openalex.org/W2153180474","https://openalex.org/W2159113977","https://openalex.org/W2160523651","https://openalex.org/W2251532325","https://openalex.org/W2427773464","https://openalex.org/W2536162499","https://openalex.org/W2538832004","https://openalex.org/W2762250520","https://openalex.org/W2805274948","https://openalex.org/W2907563276","https://openalex.org/W2973281132","https://openalex.org/W4230551151","https://openalex.org/W4242612726","https://openalex.org/W4246166885","https://openalex.org/W4253668121"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W3048967625","https://openalex.org/W3214959647","https://openalex.org/W4238754064","https://openalex.org/W2354036839","https://openalex.org/W1554378476","https://openalex.org/W4248614727","https://openalex.org/W2056436264","https://openalex.org/W2296275612","https://openalex.org/W2564569739"],"abstract_inverted_index":{"There":[0],"is":[1],"an":[2],"expectation":[3],"among":[4],"experts":[5],"that":[6],"the":[7,20,34,43,67],"memory":[8,24,48,56,62],"hierarchy":[9],"will":[10],"be":[11,40,54,58],"expanded":[12],"to":[13,53,60],"provide":[14],"support":[15],"for":[16],"multi-level":[17],"memory,":[18],"enabling":[19],"use":[21],"of":[22,36,45],"new":[23,47],"technologies":[25],"living":[26],"side-by-side":[27],"with":[28],"traditional":[29,37],"DRAM.":[30],"In":[31],"doing":[32],"so,":[33],"advantages":[35,44],"DRAM":[38],"can":[39],"retained":[41],"alongside":[42],"these":[46],"technologies.":[49],"However,":[50],"in":[51],"order":[52],"effective,":[55],"must":[57],"allocated":[59],"different":[61],"levels,":[63],"either":[64],"manually":[65],"by":[66],"programmer,":[68],"or":[69],"automatically.":[70]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}