{"id":"https://openalex.org/W2990913950","doi":"https://doi.org/10.1145/3349567.3351727","title":"Drama: A high efficient neural network accelerator on FPGA using dynamic reconfiguration","display_name":"Drama: A high efficient neural network accelerator on FPGA using dynamic reconfiguration","publication_year":2019,"publication_date":"2019-10-13","ids":{"openalex":"https://openalex.org/W2990913950","doi":"https://doi.org/10.1145/3349567.3351727","mag":"2990913950"},"language":"en","primary_location":{"id":"doi:10.1145/3349567.3351727","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3349567.3351727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051427882","display_name":"Yang Yang","orcid":"https://orcid.org/0000-0002-1063-7182"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yang Yang","raw_affiliation_strings":["University of Science and Technology of China, Suzhou, China"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Suzhou, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101478541","display_name":"Chao Wang","orcid":"https://orcid.org/0000-0001-8453-0495"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Wang","raw_affiliation_strings":["University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077322091","display_name":"Xuehai Zhou","orcid":"https://orcid.org/0000-0002-8360-3143"},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuehai Zhou","raw_affiliation_strings":["University of Science and Technology of China, Hefei, China"],"affiliations":[{"raw_affiliation_string":"University of Science and Technology of China, Hefei, China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051427882"],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":null,"apc_paid":null,"fwci":0.4815,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63070702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8412941098213196},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7798280715942383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7471948266029358},{"id":"https://openalex.org/keywords/drama","display_name":"Drama","score":0.48891010880470276},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4683710038661957},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4467492699623108},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4270375967025757},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16361486911773682}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8412941098213196},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7798280715942383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7471948266029358},{"id":"https://openalex.org/C523419034","wikidata":"https://www.wikidata.org/wiki/Q25372","display_name":"Drama","level":2,"score":0.48891010880470276},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4683710038661957},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4467492699623108},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4270375967025757},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16361486911773682},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3349567.3351727","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3349567.3351727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4451411784","display_name":null,"funder_award_id":"2017497","funder_id":"https://openalex.org/F4320322847","funder_display_name":"Youth Innovation Promotion Association of the Chinese Academy of Sciences"},{"id":"https://openalex.org/G6823762549","display_name":null,"funder_award_id":"WK2150110003","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"},{"id":"https://openalex.org/G7639841928","display_name":null,"funder_award_id":"BK20181193","funder_id":"https://openalex.org/F4320322769","funder_display_name":"Natural Science Foundation of Jiangsu Province"}],"funders":[{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322847","display_name":"Youth Innovation Promotion Association of the Chinese Academy of Sciences","ror":"https://ror.org/031141b54"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2152839228","https://openalex.org/W2927781031"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,20,50,61],"propose":[4],"a":[5,22,28,52],"high":[6],"efficient":[7],"neural":[8,47],"network":[9,48],"accelerator":[10,83,94],"on":[11,99],"FPGA":[12,101],"by":[13],"using":[14],"dynamic":[15,85,116],"reconfiguration,":[16],"named":[17],"Drama.":[18],"Firstly,":[19],"design":[21],"high-efficient":[23],"hardware":[24,29,77],"architecture":[25],"and":[26,87],"provide":[27],"template":[30],"that":[31,104],"can":[32],"generate":[33],"optimal":[34],"configuration":[35],"for":[36],"each":[37],"layer.":[38],"Then,":[39],"to":[40,55,80,92,108,114],"explore":[41],"the":[42,46,70,73,75,82,89,93,100,110,115],"key":[43],"features":[44],"of":[45,72],"models,":[49],"employ":[51],"layer-clustering":[53],"algorithm":[54],"classify":[56],"different":[57],"layers.":[58],"After":[59],"that,":[60],"transform":[62],"CNN":[63],"models":[64],"into":[65],"task":[66],"sequences.":[67],"To":[68],"accomplish":[69],"execution":[71],"sequence,":[74],"FPGA-based":[76],"is":[78,106],"able":[79,107],"switch":[81],"with":[84],"re-configuration":[86],"offload":[88],"related":[90],"tasks":[91],"at":[95],"run-time.":[96],"Preliminary":[97],"results":[98],"platform":[102],"demonstrate":[103],"Drama":[105],"improve":[109],"performance":[111],"significantly":[112],"due":[113],"reconfiguration":[117],"techniques.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}