{"id":"https://openalex.org/W2990081670","doi":"https://doi.org/10.1145/3349567.3351724","title":"Design space exploration of multi-task processing on space shared FPGAs","display_name":"Design space exploration of multi-task processing on space shared FPGAs","publication_year":2019,"publication_date":"2019-10-13","ids":{"openalex":"https://openalex.org/W2990081670","doi":"https://doi.org/10.1145/3349567.3351724","mag":"2990081670"},"language":"en","primary_location":{"id":"doi:10.1145/3349567.3351724","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3349567.3351724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021983289","display_name":"Umar Ibrahim Minhas","orcid":"https://orcid.org/0000-0001-9702-3070"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]},{"id":"https://openalex.org/I4210096394","display_name":"Queens University","ror":"https://ror.org/00strmv13","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210096394"]}],"countries":["BD","GB"],"is_corresponding":true,"raw_author_name":"Umar Ibrahim Minhas","raw_affiliation_strings":["Queens University Belfast"],"affiliations":[{"raw_affiliation_string":"Queens University Belfast","institution_ids":["https://openalex.org/I4210096394","https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I4210096394","display_name":"Queens University","ror":"https://ror.org/00strmv13","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210096394"]},{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["BD","GB"],"is_corresponding":false,"raw_author_name":"Roger Woods","raw_affiliation_strings":["Queens University Belfast"],"affiliations":[{"raw_affiliation_string":"Queens University Belfast","institution_ids":["https://openalex.org/I4210096394","https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077501734","display_name":"Georgios Karakonstantis","orcid":"https://orcid.org/0000-0002-5693-8503"},"institutions":[{"id":"https://openalex.org/I4210096394","display_name":"Queens University","ror":"https://ror.org/00strmv13","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210096394"]},{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["BD","GB"],"is_corresponding":false,"raw_author_name":"Georgios Karakonstantis","raw_affiliation_strings":["Queens University Belfast"],"affiliations":[{"raw_affiliation_string":"Queens University Belfast","institution_ids":["https://openalex.org/I4210096394","https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5021983289"],"corresponding_institution_ids":["https://openalex.org/I126231945","https://openalex.org/I4210096394"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51878424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8363032937049866},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6773101687431335},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6767221689224243},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5707584619522095},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5448484420776367},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5062405467033386},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4928412437438965},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4704493582248688},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.46560150384902954},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4318406283855438},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4231942594051361},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41421419382095337},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.353083074092865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3419652581214905},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.10543635487556458},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08418133854866028}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8363032937049866},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6773101687431335},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6767221689224243},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5707584619522095},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5448484420776367},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5062405467033386},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4928412437438965},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4704493582248688},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.46560150384902954},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4318406283855438},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4231942594051361},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41421419382095337},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.353083074092865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3419652581214905},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.10543635487556458},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08418133854866028},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3349567.3351724","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3349567.3351724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4699999988079071,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2610045103","https://openalex.org/W2932872432"],"related_works":["https://openalex.org/W4313341326","https://openalex.org/W4282568311","https://openalex.org/W4313484792","https://openalex.org/W2951473296","https://openalex.org/W2883928845","https://openalex.org/W4288420200","https://openalex.org/W3145095675","https://openalex.org/W4285346947","https://openalex.org/W4365793791","https://openalex.org/W3134072570"],"abstract_inverted_index":{"High":[0],"level":[1],"synthesis":[2,34],"frameworks,":[3],"such":[4],"as":[5],"OpenCL,":[6],"allow":[7],"effective":[8],"design":[9,117],"space":[10],"exploration":[11],"by":[12],"scaling":[13],"of":[14,50,64,105],"resource":[15,40,81],"allocation":[16],"via":[17],"simple":[18],"to":[19,70],"use":[20],"tunable":[21],"parameters.":[22,121],"The":[23,74,96],"same":[24],"process":[25],"can":[26],"be":[27],"supported":[28],"in":[29],"multi-task":[30,51],"processing":[31,52],"but":[32],"long":[33],"time":[35],"hinders":[36],"system":[37,116],"analysis":[38],"and":[39,87],"management":[41],"optimization.":[42],"This":[43],"work":[44],"proposes":[45],"a":[46,68,79,88],"methodology":[47],"for":[48,84,93,111],"simulation":[49],"on":[53,78,109],"FPGA.":[54],"In":[55],"doing":[56],"so,":[57],"it":[58],"also":[59],"supports":[60],"static":[61],"spatial":[62,85],"partitioning":[63],"resources":[65],"along":[66],"with":[67],"simulator":[69,75,101],"evaluate":[71],"this":[72],"approach.":[73],"is":[76],"based":[77,91],"multi-dimensional":[80],"fitting":[82],"model":[83,92],"evaluation":[86,113,118],"machine":[89],"learning":[90],"memory":[94],"access.":[95],"results":[97],"show":[98],"that":[99],"the":[100],"has":[102],"an":[103],"accuracy":[104],"at":[106],"least":[107],"94.5%":[108],"average":[110],"throughput":[112],"while":[114],"allowing":[115],"against":[119],"various":[120]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}