{"id":"https://openalex.org/W2979166670","doi":"https://doi.org/10.1145/3338852.3339854","title":"DNAr-logic","display_name":"DNAr-logic","publication_year":2019,"publication_date":"2019-08-26","ids":{"openalex":"https://openalex.org/W2979166670","doi":"https://doi.org/10.1145/3338852.3339854","mag":"2979166670"},"language":"en","primary_location":{"id":"doi:10.1145/3338852.3339854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3338852.3339854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049125597","display_name":"Renan A. Marks","orcid":"https://orcid.org/0000-0001-8239-8320"},"institutions":[{"id":"https://openalex.org/I122558511","display_name":"Universidade Federal de Mato Grosso do Sul","ror":"https://ror.org/0366d2847","country_code":"BR","type":"education","lineage":["https://openalex.org/I122558511"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renan A. Marks","raw_affiliation_strings":["Universidade Federal de Mato Grosso do Sul, Campo Grande, Mato Grosso do Sul, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Mato Grosso do Sul, Campo Grande, Mato Grosso do Sul, Brazil","institution_ids":["https://openalex.org/I122558511"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026172054","display_name":"Daniel K. S. Vieira","orcid":"https://orcid.org/0000-0001-9100-7483"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Daniel K. S. Vieira","raw_affiliation_strings":["Universidade Federal de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091895797","display_name":"Marcos V. Guterres","orcid":null},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcos V. Guterres","raw_affiliation_strings":["Universidade Federal de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I110200422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069303637","display_name":"Poliana A. C. Oliveira","orcid":"https://orcid.org/0000-0001-9087-0306"},"institutions":[{"id":"https://openalex.org/I4210136482","display_name":"Federal Center for Technological Education of Minas Gerais","ror":"https://ror.org/04ch49185","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210136482"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Poliana A. C. Oliveira","raw_affiliation_strings":["Centro Federal de Educa\u00e7\u00e3o Tecnol\u00f3gica de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centro Federal de Educa\u00e7\u00e3o Tecnol\u00f3gica de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I4210136482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023995796","display_name":"Omar P. Vilela Neto","orcid":"https://orcid.org/0000-0003-1769-0629"},"institutions":[{"id":"https://openalex.org/I110200422","display_name":"Universidade Federal de Minas Gerais","ror":"https://ror.org/0176yjw32","country_code":"BR","type":"education","lineage":["https://openalex.org/I110200422"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Omar P. Vilela Neto","raw_affiliation_strings":["Universidade Federal de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal de Minas Gerais, Belo Horizonte, Minas Gerais, Brazil","institution_ids":["https://openalex.org/I110200422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3448,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.92456456,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10207","display_name":"Advanced biosensing and bioanalysis techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T13052","display_name":"Molecular Communication and Nanonetworks","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6875666379928589},{"id":"https://openalex.org/keywords/dna-computing","display_name":"DNA computing","score":0.5705795288085938},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5643020272254944},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5538892149925232},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5346677899360657},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.49372801184654236},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.487619549036026},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.46384409070014954},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4469779133796692},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44291719794273376},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.42922282218933105},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.41486111283302307},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.39035192131996155},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37585437297821045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3398507237434387},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29929837584495544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1862463653087616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18488845229148865},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15460172295570374}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6875666379928589},{"id":"https://openalex.org/C82047324","wikidata":"https://www.wikidata.org/wiki/Q177126","display_name":"DNA computing","level":3,"score":0.5705795288085938},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5643020272254944},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5538892149925232},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5346677899360657},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.49372801184654236},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.487619549036026},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.46384409070014954},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4469779133796692},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44291719794273376},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.42922282218933105},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.41486111283302307},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.39035192131996155},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37585437297821045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3398507237434387},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29929837584495544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1862463653087616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18488845229148865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15460172295570374},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3338852.3339854","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3338852.3339854","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1617520624","https://openalex.org/W1966789782","https://openalex.org/W1977312644","https://openalex.org/W1990476699","https://openalex.org/W2000804241","https://openalex.org/W2005615084","https://openalex.org/W2009780675","https://openalex.org/W2053619330","https://openalex.org/W2075031385","https://openalex.org/W2134929758","https://openalex.org/W2157964406","https://openalex.org/W2169061810","https://openalex.org/W2186876778","https://openalex.org/W2203888028","https://openalex.org/W2582743722","https://openalex.org/W2915027573","https://openalex.org/W2977270879","https://openalex.org/W4214777351","https://openalex.org/W4242098806"],"related_works":["https://openalex.org/W2373127312","https://openalex.org/W2377041390","https://openalex.org/W24944685","https://openalex.org/W2351310008","https://openalex.org/W378890350","https://openalex.org/W2063209251","https://openalex.org/W659242671","https://openalex.org/W2386022279","https://openalex.org/W1551512938","https://openalex.org/W2364534035"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,22,46,91,114,120,129,142],"DNAr-Logic:":[4],"an":[5],"implementation":[6],"of":[7,17,21,25,105,122,146],"a":[8,53,97,123,132],"software":[9],"package":[10,111],"in":[11,29,49,62,96,128],"R":[12],"language":[13],"that":[14,135],"provides":[15],"ease":[16],"use":[18],"and":[19,100,131,144],"scalability":[20],"design":[23,121],"process":[24],"digital":[26,85],"logic":[27,80,116],"circuits":[28,81,88],"molecular":[30,79],"computing,":[31],"more":[32],"specifically,":[33],"DNA":[34,57,69],"computing.":[35],"These":[36],"devices":[37],"may":[38],"be":[39,72,94],"used":[40,73],"in-vitro,":[41],"in-vivo,":[42],"or":[43,107],"even":[44],"replace":[45],"CMOS":[47],"technology":[48],"some":[50],"applications.":[51],"Using":[52],"technique":[54],"known":[55],"as":[56,74],"strand":[58],"displacement":[59],"reaction":[60,66],"(DSD)":[61],"conjunction":[63],"with":[64],"chemical":[65],"networks":[67],"(CRN's),":[68],"strands":[70],"can":[71,93],"\"wet\"":[75],"hardware":[76],"to":[77,83],"construct":[78],"analogous":[82],"electronic":[84],"projects.":[86],"The":[87,110],"designed":[89],"using":[90],"DNAr-Logic":[92],"created":[95],"constructive":[98],"manner":[99],"simulated":[101],"without":[102],"requiring":[103],"knowledge":[104],"chemistry":[106],"DSD":[108],"mechanism.":[109],"implements":[112],"all":[113],"main":[115],"gates.":[117],"We":[118,140],"describe":[119,141],"majority":[124],"gate":[125],"(also":[126],"available":[127],"package)":[130],"full-adder":[133],"circuit":[134],"only":[136],"uses":[137],"this":[138],"port.":[139],"results":[143],"simulation":[145],"our":[147],"design.":[148]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2019-10-10T00:00:00"}