{"id":"https://openalex.org/W2964213529","doi":"https://doi.org/10.1145/3338505","title":"Morphable DRAM Cache Design for Hybrid Memory Systems","display_name":"Morphable DRAM Cache Design for Hybrid Memory Systems","publication_year":2019,"publication_date":"2019-07-18","ids":{"openalex":"https://openalex.org/W2964213529","doi":"https://doi.org/10.1145/3338505","mag":"2964213529"},"language":"en","primary_location":{"id":"doi:10.1145/3338505","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3338505","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3338505","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3338505","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017067532","display_name":"Sang-Hoon Cha","orcid":"https://orcid.org/0000-0002-7231-8291"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sanghoon Cha","raw_affiliation_strings":["KAIST, Daejeon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103109289","display_name":"Bo-Kyeong Kim","orcid":"https://orcid.org/0000-0002-0224-7985"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Bokyeong Kim","raw_affiliation_strings":["KAIST, Daejeon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084732968","display_name":"Chang Hyun Park","orcid":"https://orcid.org/0000-0002-8250-8574"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chang Hyun Park","raw_affiliation_strings":["KAIST, Daejeon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047149607","display_name":"Jaehyuk Huh","orcid":"https://orcid.org/0000-0002-1742-047X"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehyuk Huh","raw_affiliation_strings":["KAIST, Daejeon, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017067532"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.4937,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.61473231,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"16","issue":"3","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8513762950897217},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7005115747451782},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6062942743301392},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5876882076263428},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5615761876106262},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5227082967758179},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5044742822647095},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.48373010754585266},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.47473984956741333},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4677291810512543},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.44630002975463867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4301183819770813},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3821392059326172},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37941837310791016},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3715277910232544},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3487272262573242},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2801872491836548},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2611704468727112},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.23501187562942505}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8513762950897217},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7005115747451782},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6062942743301392},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5876882076263428},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5615761876106262},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5227082967758179},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5044742822647095},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.48373010754585266},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.47473984956741333},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4677291810512543},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.44630002975463867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4301183819770813},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3821392059326172},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37941837310791016},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3715277910232544},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3487272262573242},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2801872491836548},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2611704468727112},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.23501187562942505}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3338505","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3338505","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3338505","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3338505","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3338505","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3338505","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1435229024","display_name":null,"funder_award_id":"NRF-2019R1A2B5B01069816","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G2530816367","display_name":null,"funder_award_id":"2017-0-00466","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G8383659372","display_name":null,"funder_award_id":"IITP-2017-0-00466","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G982292920","display_name":null,"funder_award_id":"NRF-20","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320328359","display_name":"Ministry of Science and ICT, South Korea","ror":"https://ror.org/01wpjm123"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2964213529.pdf","grobid_xml":"https://content.openalex.org/works/W2964213529.grobid-xml"},"referenced_works_count":38,"referenced_works":["https://openalex.org/W1964275247","https://openalex.org/W1975698617","https://openalex.org/W1995287338","https://openalex.org/W2013626513","https://openalex.org/W2036403064","https://openalex.org/W2036853599","https://openalex.org/W2048588974","https://openalex.org/W2074113453","https://openalex.org/W2082375193","https://openalex.org/W2082982763","https://openalex.org/W2092212481","https://openalex.org/W2102871765","https://openalex.org/W2109292926","https://openalex.org/W2113235308","https://openalex.org/W2120829734","https://openalex.org/W2126716774","https://openalex.org/W2148797773","https://openalex.org/W2152933730","https://openalex.org/W2159222581","https://openalex.org/W2162639668","https://openalex.org/W2169865228","https://openalex.org/W2314529622","https://openalex.org/W2340076492","https://openalex.org/W2474451066","https://openalex.org/W2526202524","https://openalex.org/W2528800812","https://openalex.org/W2566158619","https://openalex.org/W2597510743","https://openalex.org/W2604595776","https://openalex.org/W2606571143","https://openalex.org/W2724362854","https://openalex.org/W2733054703","https://openalex.org/W2809837139","https://openalex.org/W3149938209","https://openalex.org/W4234178886","https://openalex.org/W4255681033","https://openalex.org/W4302391768","https://openalex.org/W4393406951"],"related_works":["https://openalex.org/W2014872264","https://openalex.org/W2106754364","https://openalex.org/W1999991706","https://openalex.org/W2593841084","https://openalex.org/W3180229280","https://openalex.org/W2180663262","https://openalex.org/W2567658602","https://openalex.org/W2964213529","https://openalex.org/W1564650992","https://openalex.org/W2183254332"],"abstract_inverted_index":{"DRAM":[0,54,85,109,136,170,179,190,215,224,230],"caches":[1],"have":[2],"emerged":[3],"as":[4],"an":[5],"efficient":[6],"new":[7],"layer":[8],"in":[9,180,213],"the":[10,15,35,39,48,62,75,84,103,114,118,151,167,188,195,203,208,214,221,228],"memory":[11,19,27,41,50,78,100,121,124,145,235],"hierarchy":[12],"to":[13,142,165,178],"address":[14],"increasing":[16],"diversity":[17],"of":[18,25,38,66,77,157,169],"components.":[20],"When":[21],"a":[22,44,134,185],"small":[23],"amount":[24],"fast":[26,40,68],"is":[28,59],"combined":[29],"with":[30,97],"slow":[31,70],"but":[32],"large":[33],"memory,":[34],"cache-based":[36],"organization":[37,111,197],"can":[42,140,173,226],"provide":[43],"SW-transparent":[45],"solution":[46],"for":[47],"hybrid":[49,99,120,144,234],"systems.":[51],"In":[52],"such":[53],"cache":[55,86,110,137,191,225],"designs,":[56,87],"their":[57],"effectiveness":[58],"affected":[60],"by":[61,206],"bandwidth":[63],"and":[64,69,80,123,147,154,176,201,210],"latency":[65],"both":[67],"memory.":[71],"To":[72],"quantitatively":[73],"assess":[74],"effect":[76],"configurations":[79,122,231],"application":[81],"patterns":[82],"on":[83,128],"this":[88,129,131,162],"article":[89,132],"first":[90],"investigates":[91],"how":[92],"three":[93,199],"prior":[94],"approaches":[95],"perform":[96],"six":[98,233],"scenarios.":[101],"From":[102],"investigation,":[104],"we":[105],"observe":[106],"no":[107],"single":[108],"always":[112],"outperforms":[113],"other":[115],"organizations":[116],"across":[117,232],"diverse":[119],"access":[125],"patterns.":[126,149],"Based":[127],"observation,":[130],"proposes":[133],"reconfigurable":[135],"design":[138],"that":[139,220],"adapt":[141],"different":[143],"combinations":[146],"workload":[148],"Unlike":[150],"fixed":[152,229],"tag":[153],"data":[155,177,211],"arrays":[156],"conventional":[158],"on-chip":[159],"SRAM":[160],"caches,":[161,171],"study":[163],"advocates":[164],"exploit":[166],"flexibility":[168],"which":[172],"store":[174],"tags":[175,209],"any":[181],"arbitrary":[182],"way.":[183],"Using":[184],"sample-based":[186],"mechanism,":[187],"proposed":[189,222],"controller":[192],"dynamically":[193],"finds":[194],"best":[196,204],"from":[198],"candidates":[200],"applies":[202],"one":[205],"reconfiguring":[207],"layout":[212],"cache.":[216],"Our":[217],"evaluation":[218],"shows":[219],"morphable":[223],"outperform":[227],"configurations.":[236]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}