{"id":"https://openalex.org/W2957288852","doi":"https://doi.org/10.1145/3337801.3337806","title":"FPGA-based Implementation of Memory-Intensive Application using OpenCL","display_name":"FPGA-based Implementation of Memory-Intensive Application using OpenCL","publication_year":2019,"publication_date":"2019-06-06","ids":{"openalex":"https://openalex.org/W2957288852","doi":"https://doi.org/10.1145/3337801.3337806","mag":"2957288852"},"language":"en","primary_location":{"id":"doi:10.1145/3337801.3337806","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3337801.3337806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074290432","display_name":"Iman Firmansyah","orcid":"https://orcid.org/0000-0001-5180-8964"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]},{"id":"https://openalex.org/I19128659","display_name":"Indonesian Institute of Sciences","ror":"https://ror.org/03d7c1451","country_code":"ID","type":"facility","lineage":["https://openalex.org/I19128659"]}],"countries":["ID","JP"],"is_corresponding":true,"raw_author_name":"Iman Firmansyah","raw_affiliation_strings":["University of Tsukuba, Indonesian Institute of Sciences"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba, Indonesian Institute of Sciences","institution_ids":["https://openalex.org/I19128659","https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109430442","display_name":"Du Changdao","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Du Changdao","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084940217","display_name":"Norihisa Fujita","orcid":"https://orcid.org/0000-0002-5386-7623"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Norihisa Fujita","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060442383","display_name":"Yoshiki Yamaguchi","orcid":"https://orcid.org/0000-0001-9744-8271"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiki Yamaguchi","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020716792","display_name":"Taisuke Boku","orcid":"https://orcid.org/0000-0001-8730-2228"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Taisuke Boku","raw_affiliation_strings":["University of Tsukuba"],"affiliations":[{"raw_affiliation_string":"University of Tsukuba","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5074290432"],"corresponding_institution_ids":["https://openalex.org/I146399215","https://openalex.org/I19128659"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73284633,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8823385238647461},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8325355052947998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8252887725830078},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8094190359115601},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.56741863489151},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5640375018119812},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.49004900455474854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46689876914024353},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45300403237342834},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.43372872471809387},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3730695843696594},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13620492815971375}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8823385238647461},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8325355052947998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8252887725830078},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8094190359115601},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.56741863489151},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5640375018119812},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.49004900455474854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46689876914024353},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45300403237342834},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.43372872471809387},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3730695843696594},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13620492815971375},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3337801.3337806","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3337801.3337806","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2090997799","https://openalex.org/W2096672917","https://openalex.org/W2100061955","https://openalex.org/W2101650420","https://openalex.org/W2105016275","https://openalex.org/W2523475814","https://openalex.org/W2529513625","https://openalex.org/W2766276575","https://openalex.org/W2785874054","https://openalex.org/W3100822741","https://openalex.org/W3105739589"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W60786634","https://openalex.org/W1855765675","https://openalex.org/W2518118925","https://openalex.org/W3046859795","https://openalex.org/W1505902692","https://openalex.org/W3208151864","https://openalex.org/W1612076744","https://openalex.org/W1564576805","https://openalex.org/W4254372399"],"abstract_inverted_index":{"Systems":[0],"with":[1,112],"heterogeneous":[2,41],"architectures,":[3],"such":[4],"as":[5,64,89],"field":[6],"programmable":[7],"gate":[8],"arrays":[9],"(FPGAs)":[10],"and":[11],"graphics":[12],"processing":[13],"units":[14],"(GPUs),":[15],"are":[16,36],"expected":[17],"to":[18,31],"boost":[19],"the":[20,27,52,59,82,96,106,131,140,149],"throughput":[21],"in":[22],"high-performance":[23],"computing":[24],"applications.":[25],"However,":[26],"user":[28],"may":[29],"struggle":[30],"write":[32],"sophisticated":[33],"programs":[34],"that":[35,49,95],"performed":[37],"effectively":[38],"on":[39,58,70,102],"complicated":[40],"systems.":[42],"High-level":[43],"synthesis":[44],"(HLS)":[45],"is":[46,77,87],"a":[47,65,78,90],"solution":[48],"can":[50],"reduce":[51],"development":[53],"time.":[54],"This":[55],"study":[56],"focuses":[57],"implementation":[60,98,107,115,124],"of":[61,67,84,108,130,148],"OpenCL":[62],"programming":[63],"type":[66],"HLS":[68],"design":[69],"FPGA":[71],"boards.":[72],"The":[73],"Himeno":[74],"benchmark,":[75],"which":[76],"suitable":[79],"benchmark":[80],"for":[81,135],"measurement":[83],"memory-intensive":[85],"applications,":[86],"chosen":[88],"verification":[91],"program.":[92],"We":[93],"found":[94],"OpenCL-based":[97],"achieves":[99,125],"reasonable":[100],"performance":[101,142],"FPGAs":[103],"by":[104],"demonstrating":[105],"temporal":[109],"blocking":[110],"combined":[111],"shift":[113],"register":[114],"simultaneously.":[116],"For":[117],"Stratix":[118],"V":[119],"DE5-Net":[120],"FPGA,":[121,139],"our":[122],"current":[123],"10.62":[126],"GFLOPS,":[127,145],"or":[128,146],"75%":[129],"theoretical":[132,150],"performance.":[133,151],"Meanwhile,":[134],"Arria":[136],"10":[137],"A10PL4":[138],"peak":[141],"reaches":[143],"13.95":[144],"76%":[147]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}